Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
O
OpenXG-RAN
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
wangjie
OpenXG-RAN
Commits
37cc4d60
Commit
37cc4d60
authored
3 years ago
by
hardy
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
fixing html columns
parent
ccf6624f
x2_handle_sctp_shutdown
512-dataplane-bug-in-l2nfapi_nos1
FR2_NSA
NRUE_usedlschparallel
NR_2port_CSIRS
NR_CSIRS_tomerge
NR_F1C_F1U_extensions
NR_RRCReconfiguration_BWP
NR_UE_PUCCH_bugfixes
NR_UE_SA
NR_UE_SSB_meas
NR_UE_rework_test
NR_UE_reworking_UCI_procedures
NR_cleanup_PUCCH_resources
NR_gNB_initial_MIB_fix
NR_multiplexing_HARQ_CSI_PUCCH
NR_new_ul_antennaports
NR_phytest_bugfixes
NR_reworking_UL_antennaports
NR_scheduling_CSIRS
RFquality
Test_SA_5GREC
add-ru-docker-image
avxllr
bandwidth-testing
benetel_dpdk20
bugfix-nr-t-reordering
bugfix_gnb_rt_stats_html
ci-add-sabox-support
ci-fix-module-ul-iperf
ci_benetel_longrun_limits
ci_fix_iperf_for_module
ci_hotfix_module_ue_ip_address
ci_improve_module_ctl
ci_nsa_2x2_implem
ci_nsa_benetel
ci_nsa_fixes
ci_nsa_pipes_improve
ci_nsa_test_integration_2021_wk19
ci_nsa_traces
ci_nsa_uplink
ci_sa_rfsim_test
ci_solve_ul_for_module
ci_test_5GREC
ci_test_nsa_2x2
ci_test_nsa_fix_quectel_nic
ci_test_nsa_on_develop
ci_testinfra_as_code
ci_update_build_nasmesh
code-cleanup-20210716
debug-UL-5GRECORDS
debug_UL_signal
develop
develop-CCE
develop-NR_SA_F1AP_5GRECORDS
develop-NR_SA_F1AP_5GRECORDS-abs
develop-NR_SA_F1AP_5GRECORDS-hs
develop-NR_SA_F1AP_5GRECORDS-hs1
develop-NR_SA_F1AP_5GRECORDS-lts
develop-NR_SA_F1AP_5GRECORDS-lts-wf
develop-NR_SA_F1AP_5GRECORDS_100M
develop-NR_SA_F1AP_5GRECORDS_lfq_0607
develop-NSA_SA_fixes
develop-aw2sori
develop-wf-du
develop_fpga_ldpc
dongzhanyi-zte-develop1
episys-merge
fedora-gen-kernel-fix
fix-check
fix-compile
fix-lte-ue-modem-in-docker-container
fix-physim-deploy
fix-physim-run-script-on-cluster
fix-retransmission-rbg
fix_nr_ulsim
flexran-rtc-repo-is-public
hack-bch-no-sched-sf-0
integration_2021_wk18_a
integration_2021_wk18_b
integration_2021_wk19
integration_2021_wk20_a
integration_2021_wk22
integration_2021_wk23
integration_2021_wk27
integration_2021_wk28
integration_2021_wk30
integration_2021_wk30_b
ldpc_offload_t1
migrate-vm-pipeline-to-bionic
nfapi_nr_arch_mod
nr-dl-mimo-2layer
nr-dmrs-fixes
nr-pdcp-small-bugfixes
nr_improve_chanest
nr_ue_remove_high_speed_flag
oairu
phy-asan-fixes
physim-deploy-handle-error-cases
prb_based_dl_channel_estimation
rh_ci_phy_test_improve
rh_ci_test_benetel
rh_ci_test_nsa
rh_ci_test_rfsim_sa
scs_60_iisc
test-5GREC
test-nsa-benetel
wf_testc
2021.w30
2021.w29
2021.w28
2021.w27
2021.w26
2021.w25
2021.w24
2021.w23
2021.w22
2021.w20
2021.w19
2021.w18_b
2021.w18_a
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
6 additions
and
6 deletions
+6
-6
ci-scripts/html.py
ci-scripts/html.py
+6
-6
No files found.
ci-scripts/html.py
View file @
37cc4d60
...
...
@@ -457,7 +457,7 @@ class HTMLManagement():
self
.
htmlFile
.
write
(
' <td colspan='
+
str
(
5
+
self
.
htmlUEConnected
)
+
'><b> ---- '
+
DataLog
[
'Title'
]
+
' ---- </b></td>
\n
'
)
self
.
htmlFile
.
write
(
' </tr>
\n
'
)
self
.
htmlFile
.
write
(
' <tr bgcolor = "#33CCFF" >
\n
'
)
self
.
htmlFile
.
write
(
' <th colspan="
2
">'
+
DataLog
[
'ColNames'
][
0
]
+
'</th>
\n
'
)
self
.
htmlFile
.
write
(
' <th colspan="
3
">'
+
DataLog
[
'ColNames'
][
0
]
+
'</th>
\n
'
)
self
.
htmlFile
.
write
(
' <th>'
+
DataLog
[
'ColNames'
][
1
]
+
'</th>
\n
'
)
self
.
htmlFile
.
write
(
' <th>'
+
DataLog
[
'ColNames'
][
2
]
+
'</th>
\n
'
)
self
.
htmlFile
.
write
(
' <th colspan='
+
str
(
1
+
self
.
htmlUEConnected
)
+
'>'
+
DataLog
[
'ColNames'
][
3
]
+
'</th>
\n
'
)
...
...
@@ -466,13 +466,13 @@ class HTMLManagement():
for
k
in
DataLog
[
'Data'
]:
# TestRow
self
.
htmlFile
.
write
(
' <tr>
\n
'
)
self
.
htmlFile
.
write
(
' <td colspan="
2
" bgcolor = "lightcyan" >'
+
k
+
' </td>
\n
'
)
self
.
htmlFile
.
write
(
' <td
colspan="2"
bgcolor = "lightcyan" >'
+
DataLog
[
'Data'
][
k
][
0
]
+
' </td>
\n
'
)
self
.
htmlFile
.
write
(
' <td
colspan="2"
bgcolor = "lightcyan" >'
+
DataLog
[
'Data'
][
k
][
1
]
+
' </td>
\n
'
)
self
.
htmlFile
.
write
(
' <td colspan="
3
" bgcolor = "lightcyan" >'
+
k
+
' </td>
\n
'
)
self
.
htmlFile
.
write
(
' <td bgcolor = "lightcyan" >'
+
DataLog
[
'Data'
][
k
][
0
]
+
' </td>
\n
'
)
self
.
htmlFile
.
write
(
' <td bgcolor = "lightcyan" >'
+
DataLog
[
'Data'
][
k
][
1
]
+
' </td>
\n
'
)
if
float
(
DataLog
[
'Data'
][
k
][
2
])
>
DataLog
[
'Threshold'
][
k
]:
self
.
htmlFile
.
write
(
' <t
d colspan="2" bgcolor = "red" >'
+
DataLog
[
'Data'
][
k
][
2
]
+
' ('
+
str
(
DataLog
[
'Threshold'
][
k
])
+
') '
+
'</td
>
\n
'
)
self
.
htmlFile
.
write
(
' <t
h bgcolor = "red" >'
+
DataLog
[
'Data'
][
k
][
2
]
+
' ('
+
str
(
DataLog
[
'Threshold'
][
k
])
+
') '
+
'</th
>
\n
'
)
else
:
self
.
htmlFile
.
write
(
' <t
d colspan="2" bgcolor = "green" >'
+
DataLog
[
'Data'
][
k
][
2
]
+
' ('
+
str
(
DataLog
[
'Threshold'
][
k
])
+
') '
+
'</td
>
\n
'
)
self
.
htmlFile
.
write
(
' <t
h bgcolor = "green" ><font color="white">'
+
DataLog
[
'Data'
][
k
][
2
]
+
' ('
+
str
(
DataLog
[
'Threshold'
][
k
])
+
') '
+
'</th
>
\n
'
)
self
.
htmlFile
.
write
(
' </tr>
\n
'
)
self
.
htmlFile
.
close
()
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment