Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
S
simde
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Libraries
simde
Commits
f0bd155c
Commit
f0bd155c
authored
Nov 21, 2023
by
Michael R. Crusoe
Committed by
Michael R. Crusoe
Nov 22, 2023
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
wasm relaxed: add f{32x4,64x2}_relaxed_{min,max}
parent
459abf9f
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
103 additions
and
7 deletions
+103
-7
wasm/relaxed-simd.h
wasm/relaxed-simd.h
+85
-3
wasm/simd128.h
wasm/simd128.h
+18
-4
No files found.
wasm/relaxed-simd.h
View file @
f0bd155c
...
@@ -378,7 +378,7 @@ simde_wasm_f32x4_relaxed_madd (simde_v128_t a, simde_v128_t b, simde_v128_t c) {
...
@@ -378,7 +378,7 @@ simde_wasm_f32x4_relaxed_madd (simde_v128_t a, simde_v128_t b, simde_v128_t c) {
#if defined(SIMDE_POWER_ALTIVEC_P7_NATIVE)
#if defined(SIMDE_POWER_ALTIVEC_P7_NATIVE)
r_
.
altivec_f32
=
vec_madd
(
a_
.
altivec_f32
,
b_
.
altivec_f32
,
c_
.
altivec_f32
);
r_
.
altivec_f32
=
vec_madd
(
a_
.
altivec_f32
,
b_
.
altivec_f32
,
c_
.
altivec_f32
);
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE) && defined(SIMDE_ARCH_ARM_FMA)
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE) && defined(SIMDE_ARCH_ARM_FMA)
r_
.
neon_f32
=
vfmaq_f32
(
a_
.
neon_f32
,
b_
.
neon_f32
,
c
_
.
neon_f32
);
r_
.
neon_f32
=
vfmaq_f32
(
c_
.
neon_f32
,
a_
.
neon_f32
,
b
_
.
neon_f32
);
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE)
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE)
r_
.
neon_f32
=
vmlaq_f32
(
c_
.
neon_f32
,
a_
.
neon_f32
,
b_
.
neon_f32
);
r_
.
neon_f32
=
vmlaq_f32
(
c_
.
neon_f32
,
a_
.
neon_f32
,
b_
.
neon_f32
);
#elif defined(SIMDE_X86_FMA_NATIVE)
#elif defined(SIMDE_X86_FMA_NATIVE)
...
@@ -458,7 +458,7 @@ simde_wasm_f32x4_relaxed_nmadd (simde_v128_t a, simde_v128_t b, simde_v128_t c)
...
@@ -458,7 +458,7 @@ simde_wasm_f32x4_relaxed_nmadd (simde_v128_t a, simde_v128_t b, simde_v128_t c)
#if defined(SIMDE_POWER_ALTIVEC_P7_NATIVE)
#if defined(SIMDE_POWER_ALTIVEC_P7_NATIVE)
r_
.
altivec_f32
=
vec_nmsub
(
a_
.
altivec_f32
,
b_
.
altivec_f32
,
c_
.
altivec_f32
);
r_
.
altivec_f32
=
vec_nmsub
(
a_
.
altivec_f32
,
b_
.
altivec_f32
,
c_
.
altivec_f32
);
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE) && defined(SIMDE_ARCH_ARM_FMA)
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE) && defined(SIMDE_ARCH_ARM_FMA)
r_
.
neon_f32
=
vfmsq_f32
(
a_
.
neon_f32
,
b_
.
neon_f32
,
c
_
.
neon_f32
);
r_
.
neon_f32
=
vfmsq_f32
(
c_
.
neon_f32
,
a_
.
neon_f32
,
b
_
.
neon_f32
);
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE)
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE)
r_
.
neon_f32
=
vmlsq_f32
(
c_
.
neon_f32
,
a_
.
neon_f32
,
b_
.
neon_f32
);
r_
.
neon_f32
=
vmlsq_f32
(
c_
.
neon_f32
,
a_
.
neon_f32
,
b_
.
neon_f32
);
#elif defined(SIMDE_X86_FMA_NATIVE)
#elif defined(SIMDE_X86_FMA_NATIVE)
...
@@ -498,7 +498,7 @@ simde_wasm_f64x2_relaxed_nmadd (simde_v128_t a, simde_v128_t b, simde_v128_t c)
...
@@ -498,7 +498,7 @@ simde_wasm_f64x2_relaxed_nmadd (simde_v128_t a, simde_v128_t b, simde_v128_t c)
#if defined(SIMDE_POWER_ALTIVEC_P7_NATIVE)
#if defined(SIMDE_POWER_ALTIVEC_P7_NATIVE)
r_
.
altivec_f64
=
vec_nmsub
(
a_
.
altivec_f64
,
b_
.
altivec_f64
,
c_
.
altivec_f64
);
r_
.
altivec_f64
=
vec_nmsub
(
a_
.
altivec_f64
,
b_
.
altivec_f64
,
c_
.
altivec_f64
);
#elif defined(SIMDE_ARM_NEON_A64V8_NATIVE)
#elif defined(SIMDE_ARM_NEON_A64V8_NATIVE)
r_
.
neon_f64
=
vfmsq_f64
(
a_
.
neon_f64
,
b_
.
neon_f64
,
c
_
.
neon_f64
);
r_
.
neon_f64
=
vfmsq_f64
(
c_
.
neon_f64
,
a_
.
neon_f64
,
b
_
.
neon_f64
);
#elif defined(SIMDE_X86_FMA_NATIVE)
#elif defined(SIMDE_X86_FMA_NATIVE)
r_
.
sse_m128d
=
_mm_fnmadd_pd
(
a_
.
sse_m128d
,
b_
.
sse_m128d
,
c_
.
sse_m128d
);
r_
.
sse_m128d
=
_mm_fnmadd_pd
(
a_
.
sse_m128d
,
b_
.
sse_m128d
,
c_
.
sse_m128d
);
#elif defined(SIMDE_MIPS_MSA_NATIVE)
#elif defined(SIMDE_MIPS_MSA_NATIVE)
...
@@ -519,6 +519,88 @@ simde_wasm_f64x2_relaxed_nmadd (simde_v128_t a, simde_v128_t b, simde_v128_t c)
...
@@ -519,6 +519,88 @@ simde_wasm_f64x2_relaxed_nmadd (simde_v128_t a, simde_v128_t b, simde_v128_t c)
#define wasm_f64x2_relaxed_nmadd(a, b, c) simde_wasm_f64x2_relaxed_nmadd((a), (b), (c))
#define wasm_f64x2_relaxed_nmadd(a, b, c) simde_wasm_f64x2_relaxed_nmadd((a), (b), (c))
#endif
#endif
/* min/max */
SIMDE_FUNCTION_ATTRIBUTES
simde_v128_t
simde_wasm_f32x4_relaxed_min
(
simde_v128_t
a
,
simde_v128_t
b
)
{
#if defined(SIMDE_WASM_RELAXED_SIMD_NATIVE)
return
wasm_f32x4_relaxed_min
(
a
,
b
);
#elif defined(SIMDE_X86_SSE_NATIVE)
return
simde_v128_from_m128
(
_mm_min_ps
(
simde_v128_to_m128
(
a
),
simde_v128_to_m128
(
b
)));
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE)
return
simde_v128_from_neon_f32
(
vminq_f32
(
simde_v128_to_neon_f32
(
a
),
simde_v128_to_neon_f32
(
b
)));
#elif defined(SIMDE_POWER_ALTIVEC_P6_NATIVE)
return
simde_v128_from_altivec_f32
(
vec_min
(
simde_v128_to_altivec_f32
(
a
),
simde_v128_to_altivec_f32
(
b
)));
#elif defined(SIMDE_MIPS_MSA_NATIVE)
return
simde_v128_from_msa_v4f32
(
__msa_fmin_w
(
simde_v128_to_msa_v4f32
(
a
),
simde_v128_to_msa_v4f32
(
b
)));
#else
return
simde_wasm_f32x4_min
(
a
,
b
);
#endif
}
#if defined(SIMDE_WASM_RELAXED_SIMD_ENABLE_NATIVE_ALIASES)
#define wasm_f32x4_relaxed_min(a, b) simde_wasm_f32x4_relaxed_min((a), (b))
#endif
SIMDE_FUNCTION_ATTRIBUTES
simde_v128_t
simde_wasm_f32x4_relaxed_max
(
simde_v128_t
a
,
simde_v128_t
b
)
{
#if defined(SIMDE_WASM_RELAXED_SIMD_NATIVE)
return
wasm_f32x4_relaxed_max
(
a
,
b
);
#elif defined(SIMDE_X86_SSE_NATIVE)
return
simde_v128_from_m128
(
_mm_max_ps
(
simde_v128_to_m128
(
a
),
simde_v128_to_m128
(
b
)));
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE)
return
simde_v128_from_neon_f32
(
vmaxq_f32
(
simde_v128_to_neon_f32
(
a
),
simde_v128_to_neon_f32
(
b
)));
#elif defined(SIMDE_POWER_ALTIVEC_P6_NATIVE)
return
simde_v128_from_altivec_f32
(
vec_max
(
simde_v128_to_altivec_f32
(
a
),
simde_v128_to_altivec_f32
(
b
)));
#elif defined(SIMDE_MIPS_MSA_NATIVE)
return
simde_v128_from_msa_v4f32
(
__msa_fmax_w
(
simde_v128_to_msa_v4f32
(
a
),
simde_v128_to_msa_v4f32
(
b
)));
#else
return
simde_wasm_f32x4_max
(
a
,
b
);
#endif
}
#if defined(SIMDE_WASM_RELAXED_SIMD_ENABLE_NATIVE_ALIASES)
#define wasm_f32x4_relaxed_max(a, b) simde_wasm_f32x4_relaxed_max((a), (b))
#endif
SIMDE_FUNCTION_ATTRIBUTES
simde_v128_t
simde_wasm_f64x2_relaxed_min
(
simde_v128_t
a
,
simde_v128_t
b
)
{
#if defined(SIMDE_WASM_RELAXED_SIMD_NATIVE)
return
wasm_f64x2_relaxed_min
(
a
,
b
);
#elif defined(SIMDE_X86_SSE2_NATIVE)
return
simde_v128_from_m128d
(
_mm_min_pd
(
simde_v128_to_m128d
(
a
),
simde_v128_to_m128d
(
b
)));
#elif defined(SIMDE_ARM_NEON_A64V8_NATIVE)
return
simde_v128_from_neon_f64
(
vminq_f64
(
simde_v128_to_neon_f64
(
a
),
simde_v128_to_neon_f64
(
b
)));
#elif defined(SIMDE_MIPS_MSA_NATIVE)
return
simde_v128_from_msa_v2f64
(
__msa_fmin_d
(
simde_v128_to_msa_v2f64
(
a
),
simde_v128_to_msa_v2f64
(
b
)));
#else
return
simde_wasm_f64x2_min
(
a
,
b
);
#endif
}
#if defined(SIMDE_WASM_RELAXED_SIMD_ENABLE_NATIVE_ALIASES)
#define wasm_f64x2_relaxed_min(a, b) simde_wasm_f64x2_relaxed_min((a), (b))
#endif
SIMDE_FUNCTION_ATTRIBUTES
simde_v128_t
simde_wasm_f64x2_relaxed_max
(
simde_v128_t
a
,
simde_v128_t
b
)
{
#if defined(SIMDE_WASM_RELAXED_SIMD_NATIVE)
return
wasm_f64x2_relaxed_max
(
a
,
b
);
#elif defined(SIMDE_X86_SSE2_NATIVE)
return
simde_v128_from_m128d
(
_mm_max_pd
(
simde_v128_to_m128d
(
a
),
simde_v128_to_m128d
(
b
)));
#elif defined(SIMDE_ARM_NEON_A64V8_NATIVE)
return
simde_v128_from_neon_f64
(
vmaxq_f64
(
simde_v128_to_neon_f64
(
a
),
simde_v128_to_neon_f64
(
b
)));
#elif defined(SIMDE_MIPS_MSA_NATIVE)
return
simde_v128_from_msa_v2f64
(
__msa_fmax_d
(
simde_v128_to_msa_v2f64
(
a
),
simde_v128_to_msa_v2f64
(
b
)));
#else
return
simde_wasm_f32x4_max
(
a
,
b
);
#endif
}
#if defined(SIMDE_WASM_RELAXED_SIMD_ENABLE_NATIVE_ALIASES)
#define wasm_f32x4_relaxed_max(a, b) simde_wasm_f64x2_relaxed_max((a), (b))
#endif
SIMDE_END_DECLS_
SIMDE_END_DECLS_
HEDLEY_DIAGNOSTIC_POP
HEDLEY_DIAGNOSTIC_POP
...
...
wasm/simd128.h
View file @
f0bd155c
...
@@ -177,8 +177,22 @@ SIMDE_WASM_SIMD128_GENERATE_CONVERSION_FUNCTIONS(simde_v128_private, simde_v128_
...
@@ -177,8 +177,22 @@ SIMDE_WASM_SIMD128_GENERATE_CONVERSION_FUNCTIONS(simde_v128_private, simde_v128_
: (((x) == 0) && ((y) == 0)) ? (simde_math_signbit(x) ? (y) : (x)) \
: (((x) == 0) && ((y) == 0)) ? (simde_math_signbit(x) ? (y) : (x)) \
: ((x) > (y) ? (x) : (y)))
: ((x) > (y) ? (x) : (y)))
#if defined(SIMDE_X86_SSE2_NATIVE)
#define SIMDE_WASM_SIMD128_FMINF(x, y) \
(simde_math_isnanf(x) ? SIMDE_MATH_NANF \
: simde_math_isnanf(y) ? SIMDE_MATH_NANF \
: (((x) == 0) && ((y) == 0)) ? (simde_math_signbit(x) ? (x) : (y)) \
: ((x) < (y) ? (x) : (y)))
#define SIMDE_WASM_SIMD128_FMAXF(x, y) \
(simde_math_isnanf(x) ? SIMDE_MATH_NANF \
: simde_math_isnanf(y) ? SIMDE_MATH_NANF \
: (((x) == 0) && ((y) == 0)) ? (simde_math_signbit(x) ? (y) : (x)) \
: ((x) > (y) ? (x) : (y)))
#if defined(SIMDE_X86_SSE_NATIVE)
SIMDE_WASM_SIMD128_GENERATE_CONVERSION_FUNCTIONS
(
__m128
,
simde_v128_t
,
simde_v128_to_m128
,
simde_v128_from_m128
)
SIMDE_WASM_SIMD128_GENERATE_CONVERSION_FUNCTIONS
(
__m128
,
simde_v128_t
,
simde_v128_to_m128
,
simde_v128_from_m128
)
#endif
#if defined(SIMDE_X86_SSE2_NATIVE)
SIMDE_WASM_SIMD128_GENERATE_CONVERSION_FUNCTIONS
(
__m128i
,
simde_v128_t
,
simde_v128_to_m128i
,
simde_v128_from_m128i
)
SIMDE_WASM_SIMD128_GENERATE_CONVERSION_FUNCTIONS
(
__m128i
,
simde_v128_t
,
simde_v128_to_m128i
,
simde_v128_from_m128i
)
SIMDE_WASM_SIMD128_GENERATE_CONVERSION_FUNCTIONS
(
__m128d
,
simde_v128_t
,
simde_v128_to_m128d
,
simde_v128_from_m128d
)
SIMDE_WASM_SIMD128_GENERATE_CONVERSION_FUNCTIONS
(
__m128d
,
simde_v128_t
,
simde_v128_to_m128d
,
simde_v128_from_m128d
)
#endif
#endif
...
@@ -5265,7 +5279,7 @@ simde_wasm_f32x4_min (simde_v128_t a, simde_v128_t b) {
...
@@ -5265,7 +5279,7 @@ simde_wasm_f32x4_min (simde_v128_t a, simde_v128_t b) {
#else
#else
SIMDE_VECTORIZE
SIMDE_VECTORIZE
for
(
size_t
i
=
0
;
i
<
(
sizeof
(
r_
.
f32
)
/
sizeof
(
r_
.
f32
[
0
]))
;
i
++
)
{
for
(
size_t
i
=
0
;
i
<
(
sizeof
(
r_
.
f32
)
/
sizeof
(
r_
.
f32
[
0
]))
;
i
++
)
{
r_
.
f32
[
i
]
=
SIMDE_WASM_SIMD128_FMIN
(
a_
.
f32
[
i
],
b_
.
f32
[
i
]);
r_
.
f32
[
i
]
=
SIMDE_WASM_SIMD128_FMIN
F
(
a_
.
f32
[
i
],
b_
.
f32
[
i
]);
}
}
#endif
#endif
...
@@ -5563,7 +5577,7 @@ simde_wasm_f32x4_max (simde_v128_t a, simde_v128_t b) {
...
@@ -5563,7 +5577,7 @@ simde_wasm_f32x4_max (simde_v128_t a, simde_v128_t b) {
#else
#else
SIMDE_VECTORIZE
SIMDE_VECTORIZE
for
(
size_t
i
=
0
;
i
<
(
sizeof
(
r_
.
f32
)
/
sizeof
(
r_
.
f32
[
0
]))
;
i
++
)
{
for
(
size_t
i
=
0
;
i
<
(
sizeof
(
r_
.
f32
)
/
sizeof
(
r_
.
f32
[
0
]))
;
i
++
)
{
r_
.
f32
[
i
]
=
SIMDE_WASM_SIMD128_FMAX
(
a_
.
f32
[
i
],
b_
.
f32
[
i
]);
r_
.
f32
[
i
]
=
SIMDE_WASM_SIMD128_FMAX
F
(
a_
.
f32
[
i
],
b_
.
f32
[
i
]);
}
}
#endif
#endif
...
@@ -6061,7 +6075,7 @@ simde_wasm_f32x4_pmax (simde_v128_t a, simde_v128_t b) {
...
@@ -6061,7 +6075,7 @@ simde_wasm_f32x4_pmax (simde_v128_t a, simde_v128_t b) {
b_
=
simde_v128_to_private
(
b
),
b_
=
simde_v128_to_private
(
b
),
r_
;
r_
;
#if defined(SIMDE_X86_SSE
2
_NATIVE)
#if defined(SIMDE_X86_SSE_NATIVE)
r_
.
sse_m128
=
_mm_max_ps
(
b_
.
sse_m128
,
a_
.
sse_m128
);
r_
.
sse_m128
=
_mm_max_ps
(
b_
.
sse_m128
,
a_
.
sse_m128
);
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE)
#elif defined(SIMDE_ARM_NEON_A32V7_NATIVE)
r_
.
neon_f32
=
vbslq_f32
(
vcltq_f32
(
a_
.
neon_f32
,
b_
.
neon_f32
),
b_
.
neon_f32
,
a_
.
neon_f32
);
r_
.
neon_f32
=
vbslq_f32
(
vcltq_f32
(
a_
.
neon_f32
,
b_
.
neon_f32
),
b_
.
neon_f32
,
a_
.
neon_f32
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment