pre_processor.c 56.5 KB
Newer Older
1 2 3 4 5
/*
 * Licensed to the OpenAirInterface (OAI) Software Alliance under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.
 * The OpenAirInterface Software Alliance licenses this file to You under
6
 * the OAI Public License, Version 1.1  (the "License"); you may not use this file
7 8 9 10 11 12 13 14 15 16 17 18 19 20
 * except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.openairinterface.org/?page_id=698
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *-------------------------------------------------------------------------------
 * For more information about the OpenAirInterface (OAI) Software Alliance:
 *      contact@openairinterface.org
 */
21 22

/*! \file pre_processor.c
23
 * \brief eNB scheduler preprocessing fuction prior to scheduling
24
 * \author Navid Nikaein and Ankit Bhamri
25
 * \date 2013 - 2014
26
 * \email navid.nikaein@eurecom.fr
27
 * \version 1.0
28 29 30 31
 * @ingroup _mac

 */

32 33 34
#define _GNU_SOURCE
#include <stdlib.h>

35
#include "assertions.h"
36 37 38 39 40 41 42
#include "PHY/defs.h"
#include "PHY/extern.h"

#include "SCHED/defs.h"
#include "SCHED/extern.h"

#include "LAYER2/MAC/defs.h"
43
#include "LAYER2/MAC/proto.h"
44 45
#include "LAYER2/MAC/extern.h"
#include "UTIL/LOG/log.h"
46
#include "UTIL/LOG/vcd_signal_dumper.h"
47 48 49 50 51
#include "UTIL/OPT/opt.h"
#include "OCG.h"
#include "OCG_extern.h"
#include "RRC/LITE/extern.h"
#include "RRC/L2_INTERFACE/openair_rrc_L2_interface.h"
52
#include "rlc.h"
53 54


55

56 57 58 59
#define DEBUG_eNB_SCHEDULER 1
#define DEBUG_HEADER_PARSING 1
//#define DEBUG_PACKET_TRACE 1

60 61
extern float slice_percentage[MAX_NUM_SLICES];

62 63 64 65 66 67
//#define ICIC 0

/*
  #ifndef USER_MODE
  #define msg debug_msg
  #endif
Raymond Knopp's avatar
 
Raymond Knopp committed
68
*/
69

70
/* this function checks that get_eNB_UE_stats returns
Cedric Roux's avatar
Cedric Roux committed
71
 * a non-NULL pointer for all the active CCs of an UE
72
 */
73
/*
74
int phy_stats_exist(module_id_t Mod_id, int rnti)
75 76
{
  int CC_id;
Cedric Roux's avatar
Cedric Roux committed
77 78
  int i;
  int UE_id          = find_UE_id(Mod_id, rnti);
79
  UE_list_t *UE_list = &RC.mac[Mod_id]->UE_list;
Cedric Roux's avatar
Cedric Roux committed
80 81 82 83 84 85 86 87 88 89 90 91
  if (UE_id == -1) {
    LOG_W(MAC, "[eNB %d] UE %x not found, should be there (in phy_stats_exist)\n",
	  Mod_id, rnti);
    return 0;
  }
  if (UE_list->numactiveCCs[UE_id] == 0) {
    LOG_W(MAC, "[eNB %d] UE %x has no active CC (in phy_stats_exist)\n",
	  Mod_id, rnti);
    return 0;
  }
  for (i = 0; i < UE_list->numactiveCCs[UE_id]; i++) {
    CC_id = UE_list->ordered_CCids[i][UE_id];
92 93
    if (mac_xface->get_eNB_UE_stats(Mod_id, CC_id, rnti) == NULL)
      return 0;
94
  }
95 96
  return 1;
}
97
*/
98

99
// This function stores the downlink buffer for all the logical channels
100
void
101
store_dlsch_buffer(module_id_t Mod_id, slice_id_t slice_id, frame_t frameP,
102
		   sub_frame_t subframeP)
103
{
Cedric Roux's avatar
Cedric Roux committed
104

105 106 107 108 109
    int UE_id, i;
    rnti_t rnti;
    mac_rlc_status_resp_t rlc_status;
    UE_list_t *UE_list = &RC.mac[Mod_id]->UE_list;
    UE_TEMPLATE *UE_template;
Raymond Knopp's avatar
 
Raymond Knopp committed
110

111 112 113
    for (UE_id = 0; UE_id < NUMBER_OF_UE_MAX; UE_id++) {
	if (UE_list->active[UE_id] != TRUE)
	    continue;
114

115 116 117
	if (flexran_slice_member(UE_id, slice_id) == 0)
	    continue;

118 119
	UE_template =
	    &UE_list->UE_template[UE_PCCID(Mod_id, UE_id)][UE_id];
120

121 122 123
	// clear logical channel interface variables
	UE_template->dl_buffer_total = 0;
	UE_template->dl_pdus_total = 0;
124

125 126 127 128 129 130
	for (i = 0; i < MAX_NUM_LCID; i++) {
	    UE_template->dl_buffer_info[i] = 0;
	    UE_template->dl_pdus_in_buffer[i] = 0;
	    UE_template->dl_buffer_head_sdu_creation_time[i] = 0;
	    UE_template->dl_buffer_head_sdu_remaining_size_to_send[i] = 0;
	}
131

132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152
	rnti = UE_RNTI(Mod_id, UE_id);

	for (i = 0; i < MAX_NUM_LCID; i++) {	// loop over all the logical channels

	    rlc_status =
		mac_rlc_status_ind(Mod_id, rnti, Mod_id, frameP, subframeP,
				   ENB_FLAG_YES, MBMS_FLAG_NO, i, 0);
	    UE_template->dl_buffer_info[i] = rlc_status.bytes_in_buffer;	//storing the dlsch buffer for each logical channel
	    UE_template->dl_pdus_in_buffer[i] = rlc_status.pdus_in_buffer;
	    UE_template->dl_buffer_head_sdu_creation_time[i] =
		rlc_status.head_sdu_creation_time;
	    UE_template->dl_buffer_head_sdu_creation_time_max =
		cmax(UE_template->dl_buffer_head_sdu_creation_time_max,
		     rlc_status.head_sdu_creation_time);
	    UE_template->dl_buffer_head_sdu_remaining_size_to_send[i] =
		rlc_status.head_sdu_remaining_size_to_send;
	    UE_template->dl_buffer_head_sdu_is_segmented[i] =
		rlc_status.head_sdu_is_segmented;
	    UE_template->dl_buffer_total += UE_template->dl_buffer_info[i];	//storing the total dlsch buffer
	    UE_template->dl_pdus_total +=
		UE_template->dl_pdus_in_buffer[i];
153

Cedric Roux's avatar
Cedric Roux committed
154
#ifdef DEBUG_eNB_SCHEDULER
155

156 157 158 159 160
	    /* note for dl_buffer_head_sdu_remaining_size_to_send[i] :
	     * 0 if head SDU has not been segmented (yet), else remaining size not already segmented and sent
	     */
	    if (UE_template->dl_buffer_info[i] > 0)
		LOG_D(MAC,
161 162
		      "[eNB %d][SLICE %d] Frame %d Subframe %d : RLC status for UE %d in LCID%d: total of %d pdus and size %d, head sdu queuing time %d, remaining size %d, is segmeneted %d \n",
		      Mod_id, slice_id, frameP, subframeP, UE_id,
163 164 165 166 167 168
		      i, UE_template->dl_pdus_in_buffer[i],
		      UE_template->dl_buffer_info[i],
		      UE_template->dl_buffer_head_sdu_creation_time[i],
		      UE_template->
		      dl_buffer_head_sdu_remaining_size_to_send[i],
		      UE_template->dl_buffer_head_sdu_is_segmented[i]);
169

Cedric Roux's avatar
Cedric Roux committed
170
#endif
171

172
	}
173

174 175 176 177 178 179 180
	//#ifdef DEBUG_eNB_SCHEDULER
	if (UE_template->dl_buffer_total > 0)
	    LOG_D(MAC,
		  "[eNB %d] Frame %d Subframe %d : RLC status for UE %d : total DL buffer size %d and total number of pdu %d \n",
		  Mod_id, frameP, subframeP, UE_id,
		  UE_template->dl_buffer_total,
		  UE_template->dl_pdus_total);
181

182 183
	//#endif
    }
184 185
}

186

187
// This function returns the estimated number of RBs required by each UE for downlink scheduling
188 189
void
assign_rbs_required(module_id_t Mod_id,
190
			slice_id_t slice_id,
191 192 193 194 195
		    frame_t frameP,
		    sub_frame_t subframe,
		    uint16_t
		    nb_rbs_required[MAX_NUM_CCs][NUMBER_OF_UE_MAX],
		    int min_rb_unit[MAX_NUM_CCs])
196
{
197

198
    uint16_t TBS = 0;
199

200 201 202 203
    int UE_id, n, i, j, CC_id, pCCid, tmp;
    UE_list_t *UE_list = &RC.mac[Mod_id]->UE_list;
    eNB_UE_STATS *eNB_UE_stats, *eNB_UE_stats_i, *eNB_UE_stats_j;
    int N_RB_DL;
204

205 206 207 208
    // clear rb allocations across all CC_id
    for (UE_id = 0; UE_id < NUMBER_OF_UE_MAX; UE_id++) {
	if (UE_list->active[UE_id] != TRUE)
	    continue;
209 210
	if (flexran_slice_member(UE_id, slice_id) == 0)
	    continue;
211
	pCCid = UE_PCCID(Mod_id, UE_id);
212

213 214
	//update CQI information across component carriers
	for (n = 0; n < UE_list->numactiveCCs[UE_id]; n++) {
215

216 217
	    CC_id = UE_list->ordered_CCids[n][UE_id];
	    eNB_UE_stats = &UE_list->eNB_UE_stats[CC_id][UE_id];
218

219 220
	    eNB_UE_stats->dlsch_mcs1 =
		cqi_to_mcs[UE_list->UE_sched_ctrl[UE_id].dl_cqi[CC_id]];
221

222
	}
223

224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242
	// provide the list of CCs sorted according to MCS
	for (i = 0; i < UE_list->numactiveCCs[UE_id]; i++) {
	    eNB_UE_stats_i =
		&UE_list->eNB_UE_stats[UE_list->
				       ordered_CCids[i][UE_id]][UE_id];
	    for (j = i + 1; j < UE_list->numactiveCCs[UE_id]; j++) {
		DevAssert(j < MAX_NUM_CCs);
		eNB_UE_stats_j =
		    &UE_list->
		    eNB_UE_stats[UE_list->ordered_CCids[j][UE_id]][UE_id];
		if (eNB_UE_stats_j->dlsch_mcs1 >
		    eNB_UE_stats_i->dlsch_mcs1) {
		    tmp = UE_list->ordered_CCids[i][UE_id];
		    UE_list->ordered_CCids[i][UE_id] =
			UE_list->ordered_CCids[j][UE_id];
		    UE_list->ordered_CCids[j][UE_id] = tmp;
		}
	    }
	}
243

244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271
	if (UE_list->UE_template[pCCid][UE_id].dl_buffer_total > 0) {
	    LOG_D(MAC, "[preprocessor] assign RB for UE %d\n", UE_id);

	    for (i = 0; i < UE_list->numactiveCCs[UE_id]; i++) {
		CC_id = UE_list->ordered_CCids[i][UE_id];
		eNB_UE_stats = &UE_list->eNB_UE_stats[CC_id][UE_id];

		if (eNB_UE_stats->dlsch_mcs1 == 0) {
		    nb_rbs_required[CC_id][UE_id] = 4;	// don't let the TBS get too small
		} else {
		    nb_rbs_required[CC_id][UE_id] = min_rb_unit[CC_id];
		}

		TBS =
		    get_TBS_DL(eNB_UE_stats->dlsch_mcs1,
			       nb_rbs_required[CC_id][UE_id]);

		LOG_D(MAC,
		      "[preprocessor] start RB assignement for UE %d CC_id %d dl buffer %d (RB unit %d, MCS %d, TBS %d) \n",
		      UE_id, CC_id,
		      UE_list->UE_template[pCCid][UE_id].dl_buffer_total,
		      nb_rbs_required[CC_id][UE_id],
		      eNB_UE_stats->dlsch_mcs1, TBS);

		N_RB_DL =
		    to_prb(RC.mac[Mod_id]->common_channels[CC_id].
			   mib->message.dl_Bandwidth);

272 273
                /* TODO Navid: field max_rbs_allowed_slice is [MAX_NUM_LCID][MAX_NUM_SLICES] -> Why CC_id? or bug in definition? */
		UE_list->UE_sched_ctrl[UE_id].max_rbs_allowed_slice[CC_id][slice_id]= flexran_nb_rbs_allowed_slice(slice_percentage[slice_id],N_RB_DL);
274

275 276 277 278 279 280
		/* calculating required number of RBs for each UE */
		while (TBS <
		       UE_list->UE_template[pCCid][UE_id].
		       dl_buffer_total) {
		    nb_rbs_required[CC_id][UE_id] += min_rb_unit[CC_id];

281 282
                    /* TODO Navid: field max_rbs_allowed_slice is [MAX_NUM_LCID][MAX_NUM_SLICES] -> Why CC_id? or bug in definition? */
		    if (nb_rbs_required[CC_id][UE_id] > UE_list->UE_sched_ctrl[UE_id].max_rbs_allowed_slice[CC_id][slice_id]) {
283
			TBS =
284 285 286 287
                            /* TODO Navid: field max_rbs_allowed_slice is [MAX_NUM_LCID][MAX_NUM_SLICES] -> Why CC_id? or bug in definition? */
			    get_TBS_DL(eNB_UE_stats->dlsch_mcs1, UE_list->UE_sched_ctrl[UE_id].max_rbs_allowed_slice[CC_id][slice_id]);
                        /* TODO Navid: field max_rbs_allowed_slice is [MAX_NUM_LCID][MAX_NUM_SLICES] -> Why CC_id? */
			nb_rbs_required[CC_id][UE_id] = UE_list->UE_sched_ctrl[UE_id].max_rbs_allowed_slice[CC_id][slice_id];
288 289 290 291 292 293 294 295 296 297 298 299 300 301 302
			break;
		    }

		    TBS =
			get_TBS_DL(eNB_UE_stats->dlsch_mcs1,
				   nb_rbs_required[CC_id][UE_id]);
		}		// end of while

		LOG_D(MAC,
		      "[eNB %d] Frame %d: UE %d on CC %d: RB unit %d,  nb_required RB %d (TBS %d, mcs %d)\n",
		      Mod_id, frameP, UE_id, CC_id, min_rb_unit[CC_id],
		      nb_rbs_required[CC_id][UE_id], TBS,
		      eNB_UE_stats->dlsch_mcs1);
	    }
	}
Raymond Knopp's avatar
 
Raymond Knopp committed
303 304
    }
}
305 306


Raymond Knopp's avatar
 
Raymond Knopp committed
307
// This function scans all CC_ids for a particular UE to find the maximum round index of its HARQ processes
308

309 310 311
int
maxround(module_id_t Mod_id, uint16_t rnti, int frame,
	 sub_frame_t subframe, uint8_t ul_flag)
312
{
313

314 315 316 317
    uint8_t round, round_max = 0, UE_id;
    int CC_id, harq_pid;
    UE_list_t *UE_list = &RC.mac[Mod_id]->UE_list;
    COMMON_channels_t *cc;
318

319
    for (CC_id = 0; CC_id < MAX_NUM_CCs; CC_id++) {
320

321
	cc = &RC.mac[Mod_id]->common_channels[CC_id];
322

323 324 325 326 327
	UE_id = find_UE_id(Mod_id, rnti);
	if (cc->tdd_Config)
	    harq_pid = ((frame * 10) + subframe) % 10;
	else
	    harq_pid = ((frame * 10) + subframe) & 7;
328

329 330 331 332
	round = UE_list->UE_sched_ctrl[UE_id].round[CC_id][harq_pid];
	if (round > round_max) {
	    round_max = round;
	}
333
    }
334

335
    return round_max;
Raymond Knopp's avatar
 
Raymond Knopp committed
336
}
337

Raymond Knopp's avatar
 
Raymond Knopp committed
338
// This function scans all CC_ids for a particular UE to find the maximum DL CQI
339
// it returns -1 if the UE is not found in PHY layer (get_eNB_UE_stats gives NULL)
340
int maxcqi(module_id_t Mod_id, int32_t UE_id)
341
{
342 343 344
    UE_list_t *UE_list = &RC.mac[Mod_id]->UE_list;
    int CC_id, n;
    int CQI = 0;
345

346 347
    for (n = 0; n < UE_list->numactiveCCs[UE_id]; n++) {
	CC_id = UE_list->ordered_CCids[n][UE_id];
348

349 350 351
	if (UE_list->UE_sched_ctrl[UE_id].dl_cqi[CC_id] > CQI) {
	    CQI = UE_list->UE_sched_ctrl[UE_id].dl_cqi[CC_id];
	}
352
    }
353

354
    return CQI;
Raymond Knopp's avatar
 
Raymond Knopp committed
355
}
356

357
struct sort_ue_dl_params {
358 359 360
    int Mod_idP;
    int frameP;
    int subframeP;
361
};
362

363 364
static int ue_dl_compare(const void *_a, const void *_b, void *_params)
{
365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425
    struct sort_ue_dl_params *params = _params;
    UE_list_t *UE_list = &RC.mac[params->Mod_idP]->UE_list;

    int UE_id1 = *(const int *) _a;
    int UE_id2 = *(const int *) _b;

    int rnti1 = UE_RNTI(params->Mod_idP, UE_id1);
    int pCC_id1 = UE_PCCID(params->Mod_idP, UE_id1);
    int round1 =
	maxround(params->Mod_idP, rnti1, params->frameP, params->subframeP,
		 1);

    int rnti2 = UE_RNTI(params->Mod_idP, UE_id2);
    int pCC_id2 = UE_PCCID(params->Mod_idP, UE_id2);
    int round2 =
	maxround(params->Mod_idP, rnti2, params->frameP, params->subframeP,
		 1);

    int cqi1 = maxcqi(params->Mod_idP, UE_id1);
    int cqi2 = maxcqi(params->Mod_idP, UE_id2);

    if (round1 > round2)
	return -1;
    if (round1 < round2)
	return 1;

    if (UE_list->UE_template[pCC_id1][UE_id1].dl_buffer_info[1] +
	UE_list->UE_template[pCC_id1][UE_id1].dl_buffer_info[2] >
	UE_list->UE_template[pCC_id2][UE_id2].dl_buffer_info[1] +
	UE_list->UE_template[pCC_id2][UE_id2].dl_buffer_info[2])
	return -1;
    if (UE_list->UE_template[pCC_id1][UE_id1].dl_buffer_info[1] +
	UE_list->UE_template[pCC_id1][UE_id1].dl_buffer_info[2] <
	UE_list->UE_template[pCC_id2][UE_id2].dl_buffer_info[1] +
	UE_list->UE_template[pCC_id2][UE_id2].dl_buffer_info[2])
	return 1;

    if (UE_list->
	UE_template[pCC_id1][UE_id1].dl_buffer_head_sdu_creation_time_max >
	UE_list->
	UE_template[pCC_id2][UE_id2].dl_buffer_head_sdu_creation_time_max)
	return -1;
    if (UE_list->
	UE_template[pCC_id1][UE_id1].dl_buffer_head_sdu_creation_time_max <
	UE_list->
	UE_template[pCC_id2][UE_id2].dl_buffer_head_sdu_creation_time_max)
	return 1;

    if (UE_list->UE_template[pCC_id1][UE_id1].dl_buffer_total >
	UE_list->UE_template[pCC_id2][UE_id2].dl_buffer_total)
	return -1;
    if (UE_list->UE_template[pCC_id1][UE_id1].dl_buffer_total <
	UE_list->UE_template[pCC_id2][UE_id2].dl_buffer_total)
	return 1;

    if (cqi1 > cqi2)
	return -1;
    if (cqi1 < cqi2)
	return 1;

    return 0;
426
#if 0
427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454
    /* The above order derives from the following.  */
    if (round2 > round1) {	// Check first if one of the UEs has an active HARQ process which needs service and swap order
	swap_UEs(UE_list, UE_id1, UE_id2, 0);
    } else if (round2 == round1) {
	// RK->NN : I guess this is for fairness in the scheduling. This doesn't make sense unless all UEs have the same configuration of logical channels.  This should be done on the sum of all information that has to be sent.  And still it wouldn't ensure fairness.  It should be based on throughput seen by each UE or maybe using the head_sdu_creation_time, i.e. swap UEs if one is waiting longer for service.
	//  for(j=0;j<MAX_NUM_LCID;j++){
	//    if (eNB_mac_inst[Mod_id][pCC_id1].UE_template[UE_id1].dl_buffer_info[j] <
	//      eNB_mac_inst[Mod_id][pCC_id2].UE_template[UE_id2].dl_buffer_info[j]){

	// first check the buffer status for SRB1 and SRB2

	if ((UE_list->UE_template[pCC_id1][UE_id1].dl_buffer_info[1] +
	     UE_list->UE_template[pCC_id1][UE_id1].dl_buffer_info[2]) <
	    (UE_list->UE_template[pCC_id2][UE_id2].dl_buffer_info[1] +
	     UE_list->UE_template[pCC_id2][UE_id2].dl_buffer_info[2])) {
	    swap_UEs(UE_list, UE_id1, UE_id2, 0);
	} else if (UE_list->UE_template[pCC_id1]
		   [UE_id1].dl_buffer_head_sdu_creation_time_max <
		   UE_list->UE_template[pCC_id2]
		   [UE_id2].dl_buffer_head_sdu_creation_time_max) {
	    swap_UEs(UE_list, UE_id1, UE_id2, 0);
	} else if (UE_list->UE_template[pCC_id1][UE_id1].dl_buffer_total <
		   UE_list->UE_template[pCC_id2][UE_id2].dl_buffer_total) {
	    swap_UEs(UE_list, UE_id1, UE_id2, 0);
	} else if (cqi1 < cqi2) {
	    swap_UEs(UE_list, UE_id1, UE_id2, 0);
	}
    }
455 456
#endif
}
457

Raymond Knopp's avatar
 
Raymond Knopp committed
458
// This fuction sorts the UE in order their dlsch buffer and CQI
459
void sort_UEs(module_id_t Mod_idP, int frameP, sub_frame_t subframeP)
460
{
461 462 463 464 465
    int i;
    int list[NUMBER_OF_UE_MAX];
    int list_size = 0;
    int rnti;
    struct sort_ue_dl_params params = { Mod_idP, frameP, subframeP };
466

467
    UE_list_t *UE_list = &RC.mac[Mod_idP]->UE_list;
468

469
    for (i = 0; i < NUMBER_OF_UE_MAX; i++) {
470

471 472 473 474 475 476
	if (UE_list->active[i] == FALSE)
	    continue;
	if ((rnti = UE_RNTI(Mod_idP, i)) == NOT_A_RNTI)
	    continue;
	if (UE_list->UE_sched_ctrl[i].ul_out_of_sync == 1)
	    continue;
477

478 479 480
	list[list_size] = i;
	list_size++;
    }
481

482
    qsort_r(list, list_size, sizeof(int), ue_dl_compare, &params);
483

484 485 486 487 488 489 490 491
    if (list_size) {
	for (i = 0; i < list_size - 1; i++)
	    UE_list->next[list[i]] = list[i + 1];
	UE_list->next[list[list_size - 1]] = -1;
	UE_list->head = list[0];
    } else {
	UE_list->head = -1;
    }
492 493

#if 0
494 495


496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561
    int UE_id1, UE_id2;
    int pCC_id1, pCC_id2;
    int cqi1, cqi2, round1, round2;
    int i = 0, ii = 0;		//,j=0;
    rnti_t rnti1, rnti2;

    UE_list_t *UE_list = &RC.mac[Mod_idP]->UE_list;

    for (i = UE_list->head; i >= 0; i = UE_list->next[i]) {

	for (ii = UE_list->next[i]; ii >= 0; ii = UE_list->next[ii]) {

	    UE_id1 = i;
	    rnti1 = UE_RNTI(Mod_idP, UE_id1);
	    if (rnti1 == NOT_A_RNTI)
		continue;
	    if (UE_list->UE_sched_ctrl[UE_id1].ul_out_of_sync == 1)
		continue;
	    pCC_id1 = UE_PCCID(Mod_idP, UE_id1);
	    cqi1 = maxcqi(Mod_idP, UE_id1);	//
	    round1 = maxround(Mod_idP, rnti1, frameP, subframeP, 0);

	    UE_id2 = ii;
	    rnti2 = UE_RNTI(Mod_idP, UE_id2);
	    if (rnti2 == NOT_A_RNTI)
		continue;
	    if (UE_list->UE_sched_ctrl[UE_id2].ul_out_of_sync == 1)
		continue;
	    cqi2 = maxcqi(Mod_idP, UE_id2);
	    round2 = maxround(Mod_idP, rnti2, frameP, subframeP, 0);	//mac_xface->get_ue_active_harq_pid(Mod_id,rnti2,subframe,&harq_pid2,&round2,0);
	    pCC_id2 = UE_PCCID(Mod_idP, UE_id2);

	    if (round2 > round1) {	// Check first if one of the UEs has an active HARQ process which needs service and swap order
		swap_UEs(UE_list, UE_id1, UE_id2, 0);
	    } else if (round2 == round1) {
		// RK->NN : I guess this is for fairness in the scheduling. This doesn't make sense unless all UEs have the same configuration of logical channels.  This should be done on the sum of all information that has to be sent.  And still it wouldn't ensure fairness.  It should be based on throughput seen by each UE or maybe using the head_sdu_creation_time, i.e. swap UEs if one is waiting longer for service.
		//  for(j=0;j<MAX_NUM_LCID;j++){
		//    if (eNB_mac_inst[Mod_id][pCC_id1].UE_template[UE_id1].dl_buffer_info[j] <
		//      eNB_mac_inst[Mod_id][pCC_id2].UE_template[UE_id2].dl_buffer_info[j]){

		// first check the buffer status for SRB1 and SRB2

		if ((UE_list->UE_template[pCC_id1][UE_id1].
		     dl_buffer_info[1] +
		     UE_list->UE_template[pCC_id1][UE_id1].
		     dl_buffer_info[2]) <
		    (UE_list->UE_template[pCC_id2][UE_id2].
		     dl_buffer_info[1] +
		     UE_list->UE_template[pCC_id2][UE_id2].
		     dl_buffer_info[2])) {
		    swap_UEs(UE_list, UE_id1, UE_id2, 0);
		} else if (UE_list->UE_template[pCC_id1]
			   [UE_id1].dl_buffer_head_sdu_creation_time_max <
			   UE_list->UE_template[pCC_id2]
			   [UE_id2].dl_buffer_head_sdu_creation_time_max) {
		    swap_UEs(UE_list, UE_id1, UE_id2, 0);
		} else if (UE_list->UE_template[pCC_id1][UE_id1].
			   dl_buffer_total <
			   UE_list->UE_template[pCC_id2][UE_id2].
			   dl_buffer_total) {
		    swap_UEs(UE_list, UE_id1, UE_id2, 0);
		} else if (cqi1 < cqi2) {
		    swap_UEs(UE_list, UE_id1, UE_id2, 0);
		}
	    }
	}
Raymond Knopp's avatar
 
Raymond Knopp committed
562
    }
563
#endif
564 565
}

566

Raymond Knopp's avatar
 
Raymond Knopp committed
567 568


569
// This function assigns pre-available RBS to each UE in specified sub-bands before scheduling is done
570 571
void
dlsch_scheduler_pre_processor(module_id_t Mod_id,
572
				  slice_id_t slice_id,
573 574 575
			      frame_t frameP,
			      sub_frame_t subframeP,
			      int N_RBG[MAX_NUM_CCs], int *mbsfn_flag)
576
{
Raymond Knopp's avatar
 
Raymond Knopp committed
577

578
    unsigned char rballoc_sub[MAX_NUM_CCs][N_RBG_MAX], harq_pid =
579
		0, round = 0, total_ue_count[MAX_NUM_CCs], total_rbs_used[MAX_NUM_CCs];
580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597
    unsigned char MIMO_mode_indicator[MAX_NUM_CCs][N_RBG_MAX];
    int UE_id, i;
    uint16_t ii, j;
    uint16_t nb_rbs_required[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
    uint16_t nb_rbs_required_remaining[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
    uint16_t nb_rbs_required_remaining_1[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
    uint16_t average_rbs_per_user[MAX_NUM_CCs] = { 0 };
    rnti_t rnti;
    int min_rb_unit[MAX_NUM_CCs];
    uint16_t r1 = 0;
    uint8_t CC_id;
    UE_list_t *UE_list = &RC.mac[Mod_id]->UE_list;

    int N_RB_DL;
    int transmission_mode = 0;
    UE_sched_ctrl *ue_sched_ctl;
    //  int rrc_status           = RRC_IDLE;
    COMMON_channels_t *cc;
598 599

#ifdef TM5
600 601 602 603 604 605 606 607
    int harq_pid1 = 0;
    int round1 = 0, round2 = 0;
    int UE_id2;
    uint16_t i1, i2, i3;
    rnti_t rnti1, rnti2;
    LTE_eNB_UE_stats *eNB_UE_stats1 = NULL;
    LTE_eNB_UE_stats *eNB_UE_stats2 = NULL;
    UE_sched_ctrl *ue_sched_ctl1, *ue_sched_ctl2;
608
#endif
609

610
    for (CC_id = 0; CC_id < MAX_NUM_CCs; CC_id++) {
Raymond Knopp's avatar
 
Raymond Knopp committed
611

612 613
	if (mbsfn_flag[CC_id] > 0)	// If this CC is allocated for MBSFN skip it here
	    continue;
614 615


Raymond Knopp's avatar
 
Raymond Knopp committed
616

617
	min_rb_unit[CC_id] = get_min_rb_unit(Mod_id, CC_id);
618

619 620 621
	for (i = 0; i < NUMBER_OF_UE_MAX; i++) {
	    if (UE_list->active[i] != TRUE)
		continue;
622

623
            if (!flexran_slice_member(i, slice_id))
624 625
                continue;

626 627
	    UE_id = i;
	    // Initialize scheduling information for all active UEs
628

629 630


631 632 633 634 635 636 637 638
	    dlsch_scheduler_pre_processor_reset(Mod_id,
						UE_id,
						CC_id,
						frameP,
						subframeP,
						N_RBG[CC_id],
						nb_rbs_required,
						nb_rbs_required_remaining,
639 640
						total_ue_count,
						total_rbs_used,
641 642
						rballoc_sub,
						MIMO_mode_indicator);
Raymond Knopp's avatar
 
Raymond Knopp committed
643

644 645
	}
    }
Raymond Knopp's avatar
 
Raymond Knopp committed
646

647

648
    // Store the DLSCH buffer for each logical channel
649
    store_dlsch_buffer(Mod_id, slice_id,frameP, subframeP);
Raymond Knopp's avatar
 
Raymond Knopp committed
650 651


652

653
    // Calculate the number of RBs required by each UE on the basis of logical channel's buffer
654
    assign_rbs_required(Mod_id, slice_id, frameP, subframeP, nb_rbs_required,
655
			min_rb_unit);
Raymond Knopp's avatar
 
Raymond Knopp committed
656 657 658



659 660
    // Sorts the user on the basis of dlsch logical channel buffer and CQI
    sort_UEs(Mod_id, frameP, subframeP);
Raymond Knopp's avatar
 
Raymond Knopp committed
661

Raymond Knopp's avatar
 
Raymond Knopp committed
662

663 664
    // loop over all active UEs
    for (i = UE_list->head; i >= 0; i = UE_list->next[i]) {
665
		rnti = UE_RNTI(Mod_id, i);
666

667 668 669 670 671 672 673
		if (rnti == NOT_A_RNTI)
			continue;
		if (UE_list->UE_sched_ctrl[i].ul_out_of_sync == 1)
			continue;
		UE_id = i;
		if (flexran_slice_member(UE_id, slice_id) == 0)
			continue;
674

675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692
		for (ii = 0; ii < UE_num_active_CC(UE_list, UE_id); ii++) {
			CC_id = UE_list->ordered_CCids[ii][UE_id];
			ue_sched_ctl = &UE_list->UE_sched_ctrl[UE_id];
			cc = &RC.mac[Mod_id]->common_channels[ii];
			if (cc->tdd_Config)
				harq_pid = ((frameP * 10) + subframeP) % 10;
			else
				harq_pid = ((frameP * 10) + subframeP) & 7;
			round = ue_sched_ctl->round[CC_id][harq_pid];

			average_rbs_per_user[CC_id] = 0;


			if (round != 8) {
				nb_rbs_required[CC_id][UE_id] =
					UE_list->UE_template[CC_id][UE_id].nb_rb[harq_pid];
				total_rbs_used[CC_id]+=nb_rbs_required[CC_id][UE_id];
			}
Raymond Knopp's avatar
 
Raymond Knopp committed
693

694 695 696 697
			//nb_rbs_required_remaining[UE_id] = nb_rbs_required[UE_id];
			if (nb_rbs_required[CC_id][UE_id] > 0) {
				total_ue_count[CC_id] = total_ue_count[CC_id] + 1;
			}
698

699 700
		}
    }
701

702 703 704
 // loop over all active UEs and calculate avg rb per user based on total active UEs
    for (i = UE_list->head; i >= 0; i = UE_list->next[i]) {
		rnti = UE_RNTI(Mod_id, i);
705

706 707 708 709 710 711 712
		if (rnti == NOT_A_RNTI)
			continue;
		if (UE_list->UE_sched_ctrl[i].ul_out_of_sync == 1)
			continue;
		UE_id = i;
		if (flexran_slice_member(UE_id, slice_id) == 0)
			continue;
713

714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732
		for (ii = 0; ii < UE_num_active_CC(UE_list, UE_id); ii++) {
			CC_id = UE_list->ordered_CCids[ii][UE_id];

			// hypothetical assignment
			/*
			 * If schedule is enabled and if the priority of the UEs is modified
			 * The average rbs per logical channel per user will depend on the level of
			 * priority. Concerning the hypothetical assignement, we should assign more
			 * rbs to prioritized users. Maybe, we can do a mapping between the
			 * average rbs per user and the level of priority or multiply the average rbs
			 * per user by a coefficient which represents the degree of priority.
			 */


			N_RB_DL =
				to_prb(RC.mac[Mod_id]->common_channels[CC_id].mib->
					   message.dl_Bandwidth) - total_rbs_used[CC_id];

			//recalcualte based on the what is left after retransmission
733 734 735
			ue_sched_ctl = &UE_list->UE_sched_ctrl[UE_id];
                        /* TODO Navid: as above */
			ue_sched_ctl->max_rbs_allowed_slice[CC_id][slice_id]= flexran_nb_rbs_allowed_slice(slice_percentage[slice_id],N_RB_DL);
736 737 738

			if (total_ue_count[CC_id] == 0) {
				average_rbs_per_user[CC_id] = 0;
739
			} else if ((min_rb_unit[CC_id] * total_ue_count[CC_id]) <= (ue_sched_ctl->max_rbs_allowed_slice[CC_id][slice_id])) {
740
				average_rbs_per_user[CC_id] =
741
					(uint16_t) floor(ue_sched_ctl->max_rbs_allowed_slice[CC_id][slice_id] / total_ue_count[CC_id]);
742 743 744 745
			} else {
				average_rbs_per_user[CC_id] = min_rb_unit[CC_id];	// consider the total number of use that can be scheduled UE
			}
		}
746
	}
747

748 749 750 751
    // note: nb_rbs_required is assigned according to total_buffer_dl
    // extend nb_rbs_required to capture per LCID RB required
    for (i = UE_list->head; i >= 0; i = UE_list->next[i]) {
	rnti = UE_RNTI(Mod_id, i);
752

753 754 755 756
	if (rnti == NOT_A_RNTI)
	    continue;
	if (UE_list->UE_sched_ctrl[i].ul_out_of_sync == 1)
	    continue;
757 758
	if (flexran_slice_member(i, slice_id) == 0)
		continue;
759

760 761 762 763 764 765 766 767 768 769 770 771 772 773 774
	for (ii = 0; ii < UE_num_active_CC(UE_list, i); ii++) {
	    CC_id = UE_list->ordered_CCids[ii][i];
	    ue_sched_ctl = &UE_list->UE_sched_ctrl[i];
	    round = ue_sched_ctl->round[CC_id][harq_pid];

	    // control channel or retransmission
	    /* TODO: do we have to check for retransmission? */
	    if (mac_eNB_get_rrc_status(Mod_id, rnti) < RRC_RECONFIGURED
		|| round > 0) {
		nb_rbs_required_remaining_1[CC_id][i] =
		    nb_rbs_required[CC_id][i];
	    } else {
		nb_rbs_required_remaining_1[CC_id][i] =
		    cmin(average_rbs_per_user[CC_id],
			 nb_rbs_required[CC_id][i]);
775

776 777
	    }
	}
Raymond Knopp's avatar
 
Raymond Knopp committed
778
    }
779

780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810
    //Allocation to UEs is done in 2 rounds,
    // 1st stage: average number of RBs allocated to each UE
    // 2nd stage: remaining RBs are allocated to high priority UEs
    for (r1 = 0; r1 < 2; r1++) {

	for (i = UE_list->head; i >= 0; i = UE_list->next[i]) {
	    for (ii = 0; ii < UE_num_active_CC(UE_list, i); ii++) {
		CC_id = UE_list->ordered_CCids[ii][i];

		if (r1 == 0) {
		    nb_rbs_required_remaining[CC_id][i] =
			nb_rbs_required_remaining_1[CC_id][i];
		} else {	// rb required based only on the buffer - rb allloctaed in the 1st round + extra reaming rb form the 1st round
		    nb_rbs_required_remaining[CC_id][i] =
			nb_rbs_required[CC_id][i] -
			nb_rbs_required_remaining_1[CC_id][i] +
			nb_rbs_required_remaining[CC_id][i];
		    if (nb_rbs_required_remaining[CC_id][i] < 0)
			abort();
		}

		if (nb_rbs_required[CC_id][i] > 0)
		    LOG_D(MAC,
			  "round %d : nb_rbs_required_remaining[%d][%d]= %d (remaining_1 %d, required %d,  pre_nb_available_rbs %d, N_RBG %d, rb_unit %d)\n",
			  r1, CC_id, i,
			  nb_rbs_required_remaining[CC_id][i],
			  nb_rbs_required_remaining_1[CC_id][i],
			  nb_rbs_required[CC_id][i],
			  UE_list->UE_sched_ctrl[i].
			  pre_nb_available_rbs[CC_id], N_RBG[CC_id],
			  min_rb_unit[CC_id]);
811

812 813
	    }
	}
814

815 816

	for (i = UE_list->head; i >= 0; i = UE_list->next[i]) {
817 818 819
		UE_id = i;

		for (ii = 0; ii < UE_num_active_CC(UE_list, UE_id); ii++) {
820 821 822

			// if there are UEs with traffic
			if (total_ue_count [CC_id] > 0) {
823 824 825 826 827 828 829 830 831 832 833
		    CC_id = UE_list->ordered_CCids[ii][UE_id];
		    ue_sched_ctl = &UE_list->UE_sched_ctrl[UE_id];
		    round = ue_sched_ctl->round[CC_id][harq_pid];

		    rnti = UE_RNTI(Mod_id, UE_id);

		    // LOG_D(MAC,"UE %d rnti 0x\n", UE_id, rnti );
		    if (rnti == NOT_A_RNTI)
			continue;
		    if (UE_list->UE_sched_ctrl[UE_id].ul_out_of_sync == 1)
			continue;
834 835
                    if (flexran_slice_member(i, slice_id) == 0)
                        continue;
836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859

		    transmission_mode = get_tmode(Mod_id, CC_id, UE_id);
		    //          mac_xface->get_ue_active_harq_pid(Mod_id,CC_id,rnti,frameP,subframeP,&harq_pid,&round,0);
		    //rrc_status = mac_eNB_get_rrc_status(Mod_id,rnti);
		    /* 1st allocate for the retx */

		    // retransmission in data channels
		    // control channel in the 1st transmission
		    // data channel for all TM
		    LOG_T(MAC,
			  "calling dlsch_scheduler_pre_processor_allocate .. \n ");
		    dlsch_scheduler_pre_processor_allocate(Mod_id, UE_id,
							   CC_id,
							   N_RBG[CC_id],
							   transmission_mode,
							   min_rb_unit
							   [CC_id],
							   to_prb(RC.mac
								  [Mod_id]->common_channels
								  [CC_id].mib->message.dl_Bandwidth),
							   nb_rbs_required,
							   nb_rbs_required_remaining,
							   rballoc_sub,
							   MIMO_mode_indicator);
860

861
#ifdef TM5
862

863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023
		    // data chanel TM5: to be revisted
		    if ((round == 0) &&
			(transmission_mode == 5) &&
			(ue_sched_ctl->dl_pow_off[CC_id] != 1)) {

			for (j = 0; j < N_RBG[CC_id]; j += 2) {

			    if ((((j == (N_RBG[CC_id] - 1))
				  && (rballoc_sub[CC_id][j] == 0)
				  && (ue_sched_ctl->
				      rballoc_sub_UE[CC_id][j] == 0))
				 || ((j < (N_RBG[CC_id] - 1))
				     && (rballoc_sub[CC_id][j + 1] == 0)
				     &&
				     (ue_sched_ctl->rballoc_sub_UE
				      [CC_id][j + 1] == 0)))
				&& (nb_rbs_required_remaining[CC_id][UE_id]
				    > 0)) {

				for (ii = UE_list->next[i + 1]; ii >= 0;
				     ii = UE_list->next[ii]) {

				    UE_id2 = ii;
				    rnti2 = UE_RNTI(Mod_id, UE_id2);
				    ue_sched_ctl2 =
					&UE_list->UE_sched_ctrl[UE_id2];
				    round2 = ue_sched_ctl2->round[CC_id];
				    if (rnti2 == NOT_A_RNTI)
					continue;
				    if (UE_list->
					UE_sched_ctrl
					[UE_id2].ul_out_of_sync == 1)
					continue;

				    eNB_UE_stats2 =
					UE_list->
					eNB_UE_stats[CC_id][UE_id2];
				    //mac_xface->get_ue_active_harq_pid(Mod_id,CC_id,rnti2,frameP,subframeP,&harq_pid2,&round2,0);

				    if ((mac_eNB_get_rrc_status
					 (Mod_id,
					  rnti2) >= RRC_RECONFIGURED)
					&& (round2 == 0)
					&&
					(get_tmode(Mod_id, CC_id, UE_id2)
					 == 5)
					&& (ue_sched_ctl->
					    dl_pow_off[CC_id] != 1)) {

					if ((((j == (N_RBG[CC_id] - 1))
					      &&
					      (ue_sched_ctl->rballoc_sub_UE
					       [CC_id][j] == 0))
					     || ((j < (N_RBG[CC_id] - 1))
						 &&
						 (ue_sched_ctl->
						  rballoc_sub_UE[CC_id][j +
									1]
						  == 0)))
					    &&
					    (nb_rbs_required_remaining
					     [CC_id]
					     [UE_id2] > 0)) {

					    if ((((eNB_UE_stats2->
						   DL_pmi_single ^
						   eNB_UE_stats1->
						   DL_pmi_single)
						  << (14 - j)) & 0xc000) == 0x4000) {	//MU-MIMO only for 25 RBs configuration

						rballoc_sub[CC_id][j] = 1;
						ue_sched_ctl->
						    rballoc_sub_UE[CC_id]
						    [j] = 1;
						ue_sched_ctl2->
						    rballoc_sub_UE[CC_id]
						    [j] = 1;
						MIMO_mode_indicator[CC_id]
						    [j] = 0;

						if (j < N_RBG[CC_id] - 1) {
						    rballoc_sub[CC_id][j +
								       1] =
							1;
						    ue_sched_ctl->
							rballoc_sub_UE
							[CC_id][j + 1] = 1;
						    ue_sched_ctl2->rballoc_sub_UE
							[CC_id][j + 1] = 1;
						    MIMO_mode_indicator
							[CC_id][j + 1]
							= 0;
						}

						ue_sched_ctl->
						    dl_pow_off[CC_id]
						    = 0;
						ue_sched_ctl2->
						    dl_pow_off[CC_id]
						    = 0;


						if ((j == N_RBG[CC_id] - 1)
						    && ((N_RB_DL == 25)
							|| (N_RB_DL ==
							    50))) {

						    nb_rbs_required_remaining
							[CC_id][UE_id] =
							nb_rbs_required_remaining
							[CC_id][UE_id] -
							min_rb_unit[CC_id]
							+ 1;
						    ue_sched_ctl->pre_nb_available_rbs
							[CC_id] =
							ue_sched_ctl->pre_nb_available_rbs
							[CC_id] +
							min_rb_unit[CC_id]
							- 1;
						    nb_rbs_required_remaining
							[CC_id][UE_id2] =
							nb_rbs_required_remaining
							[CC_id][UE_id2] -
							min_rb_unit[CC_id]
							+ 1;
						    ue_sched_ctl2->pre_nb_available_rbs
							[CC_id] =
							ue_sched_ctl2->pre_nb_available_rbs
							[CC_id] +
							min_rb_unit[CC_id]
							- 1;
						} else {

						    nb_rbs_required_remaining
							[CC_id][UE_id] =
							nb_rbs_required_remaining
							[CC_id][UE_id] - 4;
						    ue_sched_ctl->pre_nb_available_rbs
							[CC_id] =
							ue_sched_ctl->pre_nb_available_rbs
							[CC_id] + 4;
						    nb_rbs_required_remaining
							[CC_id][UE_id2] =
							nb_rbs_required_remaining
							[CC_id][UE_id2] -
							4;
						    ue_sched_ctl2->pre_nb_available_rbs
							[CC_id] =
							ue_sched_ctl2->pre_nb_available_rbs
							[CC_id] + 4;
						}

						break;
					    }
					}
				    }
				}
			    }
			}
		    }
#endif
1024
		}	// total_ue_count
1025
	    }
1026
	}
1027
    }				// end of for for r1 and r2
1028

1029
#ifdef TM5
1030

1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045
    // This has to be revisited!!!!
    for (CC_id = 0; CC_id < MAX_NUM_CCs; CC_id++) {
	i1 = 0;
	i2 = 0;
	i3 = 0;

	for (j = 0; j < N_RBG[CC_id]; j++) {
	    if (MIMO_mode_indicator[CC_id][j] == 2) {
		i1 = i1 + 1;
	    } else if (MIMO_mode_indicator[CC_id][j] == 1) {
		i2 = i2 + 1;
	    } else if (MIMO_mode_indicator[CC_id][j] == 0) {
		i3 = i3 + 1;
	    }
	}
1046

1047 1048 1049 1050 1051
	if ((i1 < N_RBG[CC_id]) && (i2 > 0) && (i3 == 0)) {
	    PHY_vars_eNB_g[Mod_id][CC_id]->check_for_SUMIMO_transmissions =
		PHY_vars_eNB_g[Mod_id][CC_id]->
		check_for_SUMIMO_transmissions + 1;
	}
1052

1053 1054 1055 1056 1057
	if (i3 == N_RBG[CC_id] && i1 == 0 && i2 == 0) {
	    PHY_vars_eNB_g[Mod_id][CC_id]->FULL_MUMIMO_transmissions =
		PHY_vars_eNB_g[Mod_id][CC_id]->FULL_MUMIMO_transmissions +
		1;
	}
1058

1059 1060 1061 1062 1063
	if ((i1 < N_RBG[CC_id]) && (i3 > 0)) {
	    PHY_vars_eNB_g[Mod_id][CC_id]->check_for_MUMIMO_transmissions =
		PHY_vars_eNB_g[Mod_id][CC_id]->
		check_for_MUMIMO_transmissions + 1;
	}
1064

1065 1066 1067
	PHY_vars_eNB_g[Mod_id][CC_id]->check_for_total_transmissions =
	    PHY_vars_eNB_g[Mod_id][CC_id]->check_for_total_transmissions +
	    1;
1068

Raymond Knopp's avatar
 
Raymond Knopp committed
1069
    }
1070

1071
#endif
1072

1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098
    for (i = UE_list->head; i >= 0; i = UE_list->next[i]) {
	UE_id = i;
	ue_sched_ctl = &UE_list->UE_sched_ctrl[UE_id];

	for (ii = 0; ii < UE_num_active_CC(UE_list, UE_id); ii++) {
	    CC_id = UE_list->ordered_CCids[ii][UE_id];
	    //PHY_vars_eNB_g[Mod_id]->mu_mimo_mode[UE_id].dl_pow_off = dl_pow_off[UE_id];

	    if (ue_sched_ctl->pre_nb_available_rbs[CC_id] > 0) {
		LOG_D(MAC,
		      "******************DL Scheduling Information for UE%d ************************\n",
		      UE_id);
		LOG_D(MAC, "dl power offset UE%d = %d \n", UE_id,
		      ue_sched_ctl->dl_pow_off[CC_id]);
		LOG_D(MAC,
		      "***********RB Alloc for every subband for UE%d ***********\n",
		      UE_id);

		for (j = 0; j < N_RBG[CC_id]; j++) {
		    //PHY_vars_eNB_g[Mod_id]->mu_mimo_mode[UE_id].rballoc_sub[i] = rballoc_sub_UE[CC_id][UE_id][i];
		    LOG_D(MAC, "RB Alloc for UE%d and Subband%d = %d\n",
			  UE_id, j,
			  ue_sched_ctl->rballoc_sub_UE[CC_id][j]);
		}

		//PHY_vars_eNB_g[Mod_id]->mu_mimo_mode[UE_id].pre_nb_available_rbs = pre_nb_available_rbs[CC_id][UE_id];
1099
		LOG_D(MAC, "[eNB %d][SLICE %d]Total RBs allocated for UE%d = %d\n",  Mod_id, slice_id, UE_id,
1100 1101 1102
		      ue_sched_ctl->pre_nb_available_rbs[CC_id]);
	    }
	}
1103
    }
1104
}
1105

1106
#define SF0_LIMIT 1
1107

1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119
void
dlsch_scheduler_pre_processor_reset(int module_idP,
				    int UE_id,
				    uint8_t CC_id,
				    int frameP,
				    int subframeP,
				    int N_RBG,
				    uint16_t nb_rbs_required[MAX_NUM_CCs]
				    [NUMBER_OF_UE_MAX],
				    uint16_t
				    nb_rbs_required_remaining
				    [MAX_NUM_CCs][NUMBER_OF_UE_MAX],
1120 1121
					unsigned char total_ue_count[MAX_NUM_CCs],
					unsigned char total_rbs_used[MAX_NUM_CCs],
1122 1123
				    unsigned char
				    rballoc_sub[MAX_NUM_CCs]
1124 1125
				    [N_RBG_MAX],
				unsigned char
1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141
				    MIMO_mode_indicator[MAX_NUM_CCs]
				    [N_RBG_MAX])
{
    int i, j;
    UE_list_t *UE_list = &RC.mac[module_idP]->UE_list;
    UE_sched_ctrl *ue_sched_ctl = &UE_list->UE_sched_ctrl[UE_id];
    rnti_t rnti = UE_RNTI(module_idP, UE_id);

    uint8_t *vrb_map = RC.mac[module_idP]->common_channels[CC_id].vrb_map;
    int N_RB_DL =
	to_prb(RC.mac[module_idP]->common_channels[CC_id].mib->
	       message.dl_Bandwidth);
    int RBGsize = N_RB_DL / N_RBG, RBGsize_last;
#ifdef SF0_LIMIT
    int sf0_upper = -1, sf0_lower = -1;
#endif
1142

1143

1144 1145
    LOG_D(MAC, "Running preprocessor for UE %d (%x)\n", UE_id, rnti);
    // initialize harq_pid and round
1146

1147 1148
    if (ue_sched_ctl->ta_timer)
	ue_sched_ctl->ta_timer--;
1149

1150 1151
    /*
       eNB_UE_stats *eNB_UE_stats;
1152

1153 1154
       if (eNB_UE_stats == NULL)
       return;
1155 1156


1157 1158 1159 1160 1161
       mac_xface->get_ue_active_harq_pid(module_idP,CC_id,rnti,
       frameP,subframeP,
       &ue_sched_ctl->harq_pid[CC_id],
       &ue_sched_ctl->round[CC_id],
       openair_harq_DL);
1162

1163

1164
       if (ue_sched_ctl->ta_timer == 0) {
1165

1166
       // WE SHOULD PROTECT the eNB_UE_stats with a mutex here ...
1167

1168 1169 1170 1171 1172
       ue_sched_ctl->ta_timer = 20;  // wait 20 subframes before taking TA measurement from PHY
       switch (N_RB_DL) {
       case 6:
       ue_sched_ctl->ta_update = eNB_UE_stats->timing_advance_update;
       break;
1173

1174 1175 1176
       case 15:
       ue_sched_ctl->ta_update = eNB_UE_stats->timing_advance_update/2;
       break;
Cedric Roux's avatar
Cedric Roux committed
1177

1178 1179 1180
       case 25:
       ue_sched_ctl->ta_update = eNB_UE_stats->timing_advance_update/4;
       break;
1181

1182 1183 1184
       case 50:
       ue_sched_ctl->ta_update = eNB_UE_stats->timing_advance_update/8;
       break;
1185

1186 1187 1188
       case 75:
       ue_sched_ctl->ta_update = eNB_UE_stats->timing_advance_update/12;
       break;
1189

1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206
       case 100:
       ue_sched_ctl->ta_update = eNB_UE_stats->timing_advance_update/16;
       break;
       }
       // clear the update in case PHY does not have a new measurement after timer expiry
       eNB_UE_stats->timing_advance_update =  0;
       }
       else {
       ue_sched_ctl->ta_timer--;
       ue_sched_ctl->ta_update =0; // don't trigger a timing advance command
       }


       if (UE_id==0) {
       VCD_SIGNAL_DUMPER_DUMP_VARIABLE_BY_NAME(VCD_SIGNAL_DUMPER_VARIABLES_UE0_TIMING_ADVANCE,ue_sched_ctl->ta_update);
       }
     */
1207

1208 1209 1210 1211
    nb_rbs_required[CC_id][UE_id] = 0;
    ue_sched_ctl->pre_nb_available_rbs[CC_id] = 0;
    ue_sched_ctl->dl_pow_off[CC_id] = 2;
    nb_rbs_required_remaining[CC_id][UE_id] = 0;
1212 1213
	total_ue_count[CC_id]=0;
	total_rbs_used[CC_id]=0;
1214
    switch (N_RB_DL) {
1215
    case 6:
1216 1217 1218
	RBGsize = 1;
	RBGsize_last = 1;
	break;
1219
    case 15:
1220 1221 1222
	RBGsize = 2;
	RBGsize_last = 1;
	break;
1223
    case 25:
1224 1225 1226
	RBGsize = 2;
	RBGsize_last = 1;
	break;
1227
    case 50:
1228 1229 1230
	RBGsize = 3;
	RBGsize_last = 2;
	break;
1231
    case 75:
1232 1233 1234
	RBGsize = 4;
	RBGsize_last = 3;
	break;
1235
    case 100:
1236 1237 1238 1239 1240
	RBGsize = 4;
	RBGsize_last = 4;
	break;
    default:
	AssertFatal(1 == 0, "unsupported RBs (%d)\n", N_RB_DL);
1241
    }
1242

Cedric Roux's avatar
Cedric Roux committed
1243
#ifdef SF0_LIMIT
1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267
    switch (N_RBG) {
    case 6:
	sf0_lower = 0;
	sf0_upper = 5;
	break;
    case 8:
	sf0_lower = 2;
	sf0_upper = 5;
	break;
    case 13:
	sf0_lower = 4;
	sf0_upper = 7;
	break;
    case 17:
	sf0_lower = 7;
	sf0_upper = 9;
	break;
    case 25:
	sf0_lower = 11;
	sf0_upper = 13;
	break;
    default:
	AssertFatal(1 == 0, "unsupported RBs (%d)\n", N_RB_DL);
    }
1268
#endif
1269 1270 1271
    // Initialize Subbands according to VRB map
    for (i = 0; i < N_RBG; i++) {
	int rb_size = i == N_RBG - 1 ? RBGsize_last : RBGsize;
Cedric Roux's avatar
Cedric Roux committed
1272

1273 1274
	ue_sched_ctl->rballoc_sub_UE[CC_id][i] = 0;
	rballoc_sub[CC_id][i] = 0;
Cedric Roux's avatar
Cedric Roux committed
1275
#ifdef SF0_LIMIT
1276 1277 1278 1279 1280 1281 1282
	// for avoiding 6+ PRBs around DC in subframe 0 (avoid excessive errors)
	/* TODO: make it proper - allocate those RBs, do not "protect" them, but
	 * compute number of available REs and limit MCS according to the
	 * TBS table 36.213 7.1.7.2.1-1 (can be done after pre-processor)
	 */
	if (subframeP == 0 && i >= sf0_lower && i <= sf0_upper)
	    rballoc_sub[CC_id][i] = 1;
1283
#endif
1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295
	// for SI-RNTI,RA-RNTI and P-RNTI allocations
	for (j = 0; j < rb_size; j++) {
	    if (vrb_map[j + (i * RBGsize)] != 0) {
		rballoc_sub[CC_id][i] = 1;
		LOG_D(MAC, "Frame %d, subframe %d : vrb %d allocated\n",
		      frameP, subframeP, j + (i * RBGsize));
		break;
	    }
	}
	LOG_D(MAC, "Frame %d Subframe %d CC_id %d RBG %i : rb_alloc %d\n",
	      frameP, subframeP, CC_id, i, rballoc_sub[CC_id][i]);
	MIMO_mode_indicator[CC_id][i] = 2;
1296
    }
1297 1298 1299
}


1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318
void
dlsch_scheduler_pre_processor_allocate(module_id_t Mod_id,
				       int UE_id,
				       uint8_t CC_id,
				       int N_RBG,
				       int transmission_mode,
				       int min_rb_unit,
				       uint8_t N_RB_DL,
				       uint16_t
				       nb_rbs_required[MAX_NUM_CCs]
				       [NUMBER_OF_UE_MAX],
				       uint16_t
				       nb_rbs_required_remaining
				       [MAX_NUM_CCs]
				       [NUMBER_OF_UE_MAX], unsigned char
				       rballoc_sub[MAX_NUM_CCs]
				       [N_RBG_MAX], unsigned char
				       MIMO_mode_indicator
				       [MAX_NUM_CCs][N_RBG_MAX])
1319 1320
{

1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370
    int i;
    UE_list_t *UE_list = &RC.mac[Mod_id]->UE_list;
    UE_sched_ctrl *ue_sched_ctl = &UE_list->UE_sched_ctrl[UE_id];

    for (i = 0; i < N_RBG; i++) {

	if ((rballoc_sub[CC_id][i] == 0) &&
	    (ue_sched_ctl->rballoc_sub_UE[CC_id][i] == 0) &&
	    (nb_rbs_required_remaining[CC_id][UE_id] > 0) &&
	    (ue_sched_ctl->pre_nb_available_rbs[CC_id] <
	     nb_rbs_required[CC_id][UE_id])) {

	    // if this UE is not scheduled for TM5
	    if (ue_sched_ctl->dl_pow_off[CC_id] != 0) {

		if ((i == N_RBG - 1)
		    && ((N_RB_DL == 25) || (N_RB_DL == 50))) {
		    if (nb_rbs_required_remaining[CC_id][UE_id] >=
			min_rb_unit - 1) {
			rballoc_sub[CC_id][i] = 1;
			ue_sched_ctl->rballoc_sub_UE[CC_id][i] = 1;
			MIMO_mode_indicator[CC_id][i] = 1;
			if (transmission_mode == 5) {
			    ue_sched_ctl->dl_pow_off[CC_id] = 1;
			}
			nb_rbs_required_remaining[CC_id][UE_id] =
			    nb_rbs_required_remaining[CC_id][UE_id] -
			    min_rb_unit + 1;
			ue_sched_ctl->pre_nb_available_rbs[CC_id] =
			    ue_sched_ctl->pre_nb_available_rbs[CC_id] +
			    min_rb_unit - 1;
		    }
		} else {
		    if (nb_rbs_required_remaining[CC_id][UE_id] >=
			min_rb_unit) {
			rballoc_sub[CC_id][i] = 1;
			ue_sched_ctl->rballoc_sub_UE[CC_id][i] = 1;
			MIMO_mode_indicator[CC_id][i] = 1;
			if (transmission_mode == 5) {
			    ue_sched_ctl->dl_pow_off[CC_id] = 1;
			}
			nb_rbs_required_remaining[CC_id][UE_id] =
			    nb_rbs_required_remaining[CC_id][UE_id] -
			    min_rb_unit;
			ue_sched_ctl->pre_nb_available_rbs[CC_id] =
			    ue_sched_ctl->pre_nb_available_rbs[CC_id] +
			    min_rb_unit;
		    }
		}
	    }			// dl_pow_off[CC_id][UE_id] ! = 0
1371
	}
1372 1373 1374 1375
    }
}


1376
/// ULSCH PRE_PROCESSOR
1377

1378

1379 1380
void
ulsch_scheduler_pre_processor(module_id_t module_idP,
1381
			      slice_id_t slice_id, int frameP,
1382
			      sub_frame_t subframeP, uint16_t * first_rb)
1383
{
1384

1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400
    int16_t i;
    uint16_t UE_id, n, r;
    uint8_t CC_id, harq_pid;
    uint16_t nb_allocated_rbs[MAX_NUM_CCs][NUMBER_OF_UE_MAX],
	total_allocated_rbs[MAX_NUM_CCs],
	average_rbs_per_user[MAX_NUM_CCs];
    int16_t total_remaining_rbs[MAX_NUM_CCs];
    uint16_t max_num_ue_to_be_scheduled = 0;
    uint16_t total_ue_count = 0;
    rnti_t rnti = -1;
    UE_list_t *UE_list = &RC.mac[module_idP]->UE_list;
    UE_TEMPLATE *UE_template = 0;
    int N_RB_DL;
    int N_RB_UL;
    LOG_D(MAC, "In ulsch_preprocessor: assign max mcs min rb\n");
    // maximize MCS and then allocate required RB according to the buffer occupancy with the limit of max available UL RB
1401
    assign_max_mcs_min_rb(module_idP, slice_id, frameP, subframeP, first_rb);
1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423

    LOG_D(MAC, "In ulsch_preprocessor: sort ue \n");
    // sort ues
    sort_ue_ul(module_idP, frameP, subframeP);


    // we need to distribute RBs among UEs
    // step1:  reset the vars
    for (CC_id = 0; CC_id < MAX_NUM_CCs; CC_id++) {
	N_RB_DL =
	    to_prb(RC.mac[module_idP]->common_channels[CC_id].mib->
		   message.dl_Bandwidth);
	N_RB_UL =
	    to_prb(RC.mac[module_idP]->common_channels[CC_id].
		   ul_Bandwidth);
	total_allocated_rbs[CC_id] = 0;
	total_remaining_rbs[CC_id] = 0;
	average_rbs_per_user[CC_id] = 0;

	for (i = UE_list->head_ul; i >= 0; i = UE_list->next_ul[i]) {
	    nb_allocated_rbs[CC_id][i] = 0;
	}
1424 1425
    }

1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486
    LOG_D(MAC, "In ulsch_preprocessor: step2 \n");
    // step 2: calculate the average rb per UE
    total_ue_count = 0;
    max_num_ue_to_be_scheduled = 0;

    for (i = UE_list->head_ul; i >= 0; i = UE_list->next_ul[i]) {

	rnti = UE_RNTI(module_idP, i);

	if (rnti == NOT_A_RNTI)
	    continue;

	if (UE_list->UE_sched_ctrl[i].ul_out_of_sync == 1)
	    continue;


	UE_id = i;

	LOG_D(MAC, "In ulsch_preprocessor: handling UE %d/%x\n", UE_id,
	      rnti);
	for (n = 0; n < UE_list->numactiveULCCs[UE_id]; n++) {
	    // This is the actual CC_id in the list
	    CC_id = UE_list->ordered_ULCCids[n][UE_id];
	    LOG_D(MAC,
		  "In ulsch_preprocessor: handling UE %d/%x CCid %d\n",
		  UE_id, rnti, CC_id);
	    UE_template = &UE_list->UE_template[CC_id][UE_id];
	    average_rbs_per_user[CC_id] = 0;

	    if (UE_template->pre_allocated_nb_rb_ul > 0) {
		total_ue_count += 1;
	    }
	    /*
	       if((mac_xface->get_nCCE_max(module_idP,CC_id,3,subframeP) - nCCE_to_be_used[CC_id])  > (1<<aggregation)) {
	       nCCE_to_be_used[CC_id] = nCCE_to_be_used[CC_id] + (1<<aggregation);
	       max_num_ue_to_be_scheduled+=1;
	       } */

	    max_num_ue_to_be_scheduled += 1;

	    if (total_ue_count == 0) {
		average_rbs_per_user[CC_id] = 0;
	    } else if (total_ue_count == 1) {	// increase the available RBs, special case,
		average_rbs_per_user[CC_id] =
		    N_RB_UL - first_rb[CC_id] + 1;
	    } else if ((total_ue_count <= (N_RB_DL - first_rb[CC_id]))
		       && (total_ue_count <= max_num_ue_to_be_scheduled)) {
		average_rbs_per_user[CC_id] =
		    (uint16_t) floor((N_RB_UL - first_rb[CC_id]) /
				     total_ue_count);
	    } else if (max_num_ue_to_be_scheduled > 0) {
		average_rbs_per_user[CC_id] =
		    (uint16_t) floor((N_RB_UL - first_rb[CC_id]) /
				     max_num_ue_to_be_scheduled);
	    } else {
		average_rbs_per_user[CC_id] = 1;
		LOG_W(MAC,
		      "[eNB %d] frame %d subframe %d: UE %d CC %d: can't get average rb per user (should not be here)\n",
		      module_idP, frameP, subframeP, UE_id, CC_id);
	    }
	}
1487
    }
1488 1489 1490 1491 1492
    if (total_ue_count > 0)
	LOG_D(MAC,
	      "[eNB %d] Frame %d subframe %d: total ue to be scheduled %d/%d\n",
	      module_idP, frameP, subframeP, total_ue_count,
	      max_num_ue_to_be_scheduled);
1493

1494
    //LOG_D(MAC,"step3\n");
Raymond Knopp's avatar
 
Raymond Knopp committed
1495

1496 1497 1498
    // step 3: assigne RBS
    for (i = UE_list->head_ul; i >= 0; i = UE_list->next_ul[i]) {
	rnti = UE_RNTI(module_idP, i);
1499

1500 1501 1502 1503
	if (rnti == NOT_A_RNTI)
	    continue;
	if (UE_list->UE_sched_ctrl[i].ul_out_of_sync == 1)
	    continue;
1504

1505
	UE_id = i;
1506

1507 1508 1509 1510 1511 1512 1513
	for (n = 0; n < UE_list->numactiveULCCs[UE_id]; n++) {
	    // This is the actual CC_id in the list
	    CC_id = UE_list->ordered_ULCCids[n][UE_id];
	    harq_pid =
		subframe2harqpid(&RC.mac[module_idP]->
				 common_channels[CC_id], frameP,
				 subframeP);
1514

1515

1516
	    //      mac_xface->get_ue_active_harq_pid(module_idP,CC_id,rnti,frameP,subframeP,&harq_pid,&round,openair_harq_UL);
1517

1518 1519 1520 1521 1522 1523 1524 1525 1526
	    if (UE_list->UE_sched_ctrl[UE_id].round_UL[CC_id] > 0) {
		nb_allocated_rbs[CC_id][UE_id] =
		    UE_list->UE_template[CC_id][UE_id].nb_rb_ul[harq_pid];
	    } else {
		nb_allocated_rbs[CC_id][UE_id] =
		    cmin(UE_list->
			 UE_template[CC_id][UE_id].pre_allocated_nb_rb_ul,
			 average_rbs_per_user[CC_id]);
	    }
1527

1528 1529 1530 1531 1532 1533
	    total_allocated_rbs[CC_id] += nb_allocated_rbs[CC_id][UE_id];
	    LOG_D(MAC,
		  "In ulsch_preprocessor: assigning %d RBs for UE %d/%x CCid %d, harq_pid %d\n",
		  nb_allocated_rbs[CC_id][UE_id], UE_id, rnti, CC_id,
		  harq_pid);
	}
1534
    }
1535

1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582
    // step 4: assigne the remaining RBs and set the pre_allocated rbs accordingly
    for (r = 0; r < 2; r++) {

	for (i = UE_list->head_ul; i >= 0; i = UE_list->next_ul[i]) {
	    rnti = UE_RNTI(module_idP, i);

	    if (rnti == NOT_A_RNTI)
		continue;
	    if (UE_list->UE_sched_ctrl[i].ul_out_of_sync == 1)
		continue;
	    UE_id = i;

	    for (n = 0; n < UE_list->numactiveULCCs[UE_id]; n++) {
		// This is the actual CC_id in the list
		CC_id = UE_list->ordered_ULCCids[n][UE_id];
		UE_template = &UE_list->UE_template[CC_id][UE_id];
		total_remaining_rbs[CC_id] =
		    N_RB_UL - first_rb[CC_id] - total_allocated_rbs[CC_id];

		if (total_ue_count == 1) {
		    total_remaining_rbs[CC_id] += 1;
		}

		if (r == 0) {
		    while ((UE_template->pre_allocated_nb_rb_ul > 0) &&
			   (nb_allocated_rbs[CC_id][UE_id] <
			    UE_template->pre_allocated_nb_rb_ul)
			   && (total_remaining_rbs[CC_id] > 0)) {
			nb_allocated_rbs[CC_id][UE_id] =
			    cmin(nb_allocated_rbs[CC_id][UE_id] + 1,
				 UE_template->pre_allocated_nb_rb_ul);
			total_remaining_rbs[CC_id]--;
			total_allocated_rbs[CC_id]++;
		    }
		} else {
		    UE_template->pre_allocated_nb_rb_ul =
			nb_allocated_rbs[CC_id][UE_id];
		    LOG_D(MAC,
			  "******************UL Scheduling Information for UE%d CC_id %d ************************\n",
			  UE_id, CC_id);
		    LOG_D(MAC,
			  "[eNB %d] total RB allocated for UE%d CC_id %d  = %d\n",
			  module_idP, UE_id, CC_id,
			  UE_template->pre_allocated_nb_rb_ul);
		}
	    }
	}
1583
    }
1584

1585
    for (CC_id = 0; CC_id < MAX_NUM_CCs; CC_id++) {
1586

1587 1588 1589 1590 1591
	if (total_allocated_rbs[CC_id] > 0) {
	    LOG_D(MAC, "[eNB %d] total RB allocated for all UEs = %d/%d\n",
		  module_idP, total_allocated_rbs[CC_id],
		  N_RB_UL - first_rb[CC_id]);
	}
1592
    }
1593 1594 1595
}


1596
void
1597
assign_max_mcs_min_rb(module_id_t module_idP, int slice_id, int frameP,
1598
		      sub_frame_t subframeP, uint16_t * first_rb)
1599 1600
{

1601 1602 1603 1604 1605 1606 1607 1608
    int i;
    uint16_t n, UE_id;
    uint8_t CC_id;
    rnti_t rnti = -1;
    int mcs;
    int rb_table_index = 0, tbs, tx_power;
    eNB_MAC_INST *eNB = RC.mac[module_idP];
    UE_list_t *UE_list = &eNB->UE_list;
1609

1610 1611 1612
    UE_TEMPLATE *UE_template;
    int Ncp;
    int N_RB_UL;
1613

1614 1615 1616 1617 1618 1619 1620 1621 1622 1623
    for (i = 0; i < NUMBER_OF_UE_MAX; i++) {
	if (UE_list->active[i] != TRUE)
	    continue;

	rnti = UE_RNTI(module_idP, i);

	if (rnti == NOT_A_RNTI)
	    continue;
	if (UE_list->UE_sched_ctrl[i].ul_out_of_sync == 1)
	    continue;
1624

1625 1626 1627 1628
	if (UE_list->UE_sched_ctrl[i].phr_received == 1)
	    mcs = 20;		// if we've received the power headroom information the UE, we can go to maximum mcs
	else
	    mcs = 10;		// otherwise, limit to QPSK PUSCH
1629

1630
	UE_id = i;
1631

1632 1633 1634
	for (n = 0; n < UE_list->numactiveULCCs[UE_id]; n++) {
	    // This is the actual CC_id in the list
	    CC_id = UE_list->ordered_ULCCids[n][UE_id];
1635

1636 1637 1638 1639 1640 1641
	    if (CC_id >= MAX_NUM_CCs) {
		LOG_E(MAC,
		      "CC_id %u should be < %u, loop n=%u < numactiveULCCs[%u]=%u",
		      CC_id, MAX_NUM_CCs, n, UE_id,
		      UE_list->numactiveULCCs[UE_id]);
	    }
1642

1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727
	    AssertFatal(CC_id < MAX_NUM_CCs,
			"CC_id %u should be < %u, loop n=%u < numactiveULCCs[%u]=%u",
			CC_id, MAX_NUM_CCs, n, UE_id,
			UE_list->numactiveULCCs[UE_id]);

	    UE_template = &UE_list->UE_template[CC_id][UE_id];

	    Ncp = RC.mac[module_idP]->common_channels[CC_id].Ncp;
	    N_RB_UL =
		to_prb(RC.mac[module_idP]->common_channels[CC_id].
		       ul_Bandwidth);
	    // if this UE has UL traffic
	    if (UE_template->ul_total_buffer > 0) {


		tbs = get_TBS_UL(mcs, 3) << 3;	// 1 or 2 PRB with cqi enabled does not work well!
		rb_table_index = 2;

		// fixme: set use_srs flag
		tx_power =
		    estimate_ue_tx_power(tbs, rb_table[rb_table_index], 0,
					 Ncp, 0);

		while ((((UE_template->phr_info - tx_power) < 0)
			|| (tbs > UE_template->ul_total_buffer))
		       && (mcs > 3)) {
		    // LOG_I(MAC,"UE_template->phr_info %d tx_power %d mcs %d\n", UE_template->phr_info,tx_power, mcs);
		    mcs--;
		    tbs = get_TBS_UL(mcs, rb_table[rb_table_index]) << 3;
		    tx_power = estimate_ue_tx_power(tbs, rb_table[rb_table_index], 0, Ncp, 0);	// fixme: set use_srs
		}

		while ((tbs < UE_template->ul_total_buffer) &&
		       (rb_table[rb_table_index] <
			(N_RB_UL - first_rb[CC_id]))
		       && ((UE_template->phr_info - tx_power) > 0)
		       && (rb_table_index < 32)) {

		    rb_table_index++;
		    tbs = get_TBS_UL(mcs, rb_table[rb_table_index]) << 3;
		    tx_power =
			estimate_ue_tx_power(tbs, rb_table[rb_table_index],
					     0, Ncp, 0);
		}

		UE_template->ue_tx_power = tx_power;

		if (rb_table[rb_table_index] >
		    (N_RB_UL - first_rb[CC_id] - 1)) {
		    rb_table_index--;
		}
		// 1 or 2 PRB with cqi enabled does not work well
		if (rb_table[rb_table_index] < 3) {
		    rb_table_index = 2;	//3PRB
		}

		UE_template->pre_assigned_mcs_ul = mcs;
		UE_template->pre_allocated_rb_table_index_ul =
		    rb_table_index;
		UE_template->pre_allocated_nb_rb_ul =
		    rb_table[rb_table_index];
		LOG_D(MAC,
		      "[eNB %d] frame %d subframe %d: for UE %d CC %d: pre-assigned mcs %d, pre-allocated rb_table[%d]=%d RBs (phr %d, tx power %d)\n",
		      module_idP, frameP, subframeP, UE_id, CC_id,
		      UE_template->pre_assigned_mcs_ul,
		      UE_template->pre_allocated_rb_table_index_ul,
		      UE_template->pre_allocated_nb_rb_ul,
		      UE_template->phr_info, tx_power);
	    } else {
		/* if UE has pending scheduling request then pre-allocate 3 RBs */
		//if (UE_template->ul_active == 1 && UE_template->ul_SR == 1) {
		if (UE_is_to_be_scheduled(module_idP, CC_id, i)) {
		    /* use QPSK mcs */
		    UE_template->pre_assigned_mcs_ul = 10;
		    UE_template->pre_allocated_rb_table_index_ul = 2;
		    UE_template->pre_allocated_nb_rb_ul = 3;
		} else {
		    UE_template->pre_assigned_mcs_ul = 0;
		    UE_template->pre_allocated_rb_table_index_ul = -1;
		    UE_template->pre_allocated_nb_rb_ul = 0;
		}
	    }
	}
    }
}
1728

1729 1730 1731 1732 1733
struct sort_ue_ul_params {
    int module_idP;
    int frameP;
    int subframeP;
};
1734

1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777
static int ue_ul_compare(const void *_a, const void *_b, void *_params)
{
    struct sort_ue_ul_params *params = _params;
    UE_list_t *UE_list = &RC.mac[params->module_idP]->UE_list;

    int UE_id1 = *(const int *) _a;
    int UE_id2 = *(const int *) _b;

    int rnti1 = UE_RNTI(params->module_idP, UE_id1);
    int pCCid1 = UE_PCCID(params->module_idP, UE_id1);
    int round1 = maxround(params->module_idP, rnti1, params->frameP,
			  params->subframeP, 1);

    int rnti2 = UE_RNTI(params->module_idP, UE_id2);
    int pCCid2 = UE_PCCID(params->module_idP, UE_id2);
    int round2 = maxround(params->module_idP, rnti2, params->frameP,
			  params->subframeP, 1);

    if (round1 > round2)
	return -1;
    if (round1 < round2)
	return 1;

    if (UE_list->UE_template[pCCid1][UE_id1].ul_buffer_info[LCGID0] >
	UE_list->UE_template[pCCid2][UE_id2].ul_buffer_info[LCGID0])
	return -1;
    if (UE_list->UE_template[pCCid1][UE_id1].ul_buffer_info[LCGID0] <
	UE_list->UE_template[pCCid2][UE_id2].ul_buffer_info[LCGID0])
	return 1;

    if (UE_list->UE_template[pCCid1][UE_id1].ul_total_buffer >
	UE_list->UE_template[pCCid2][UE_id2].ul_total_buffer)
	return -1;
    if (UE_list->UE_template[pCCid1][UE_id1].ul_total_buffer <
	UE_list->UE_template[pCCid2][UE_id2].ul_total_buffer)
	return 1;

    if (UE_list->UE_template[pCCid1][UE_id1].pre_assigned_mcs_ul >
	UE_list->UE_template[pCCid2][UE_id2].pre_assigned_mcs_ul)
	return -1;
    if (UE_list->UE_template[pCCid1][UE_id1].pre_assigned_mcs_ul <
	UE_list->UE_template[pCCid2][UE_id2].pre_assigned_mcs_ul)
	return 1;
1778

1779
    return 0;
1780 1781

#if 0
1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803
    /* The above order derives from the following.
     * The last case is not handled: "if (UE_list->UE_template[pCCid2][UE_id2].ul_total_buffer > 0 )"
     * I don't think it makes a big difference.
     */
    if (round2 > round1) {
	swap_UEs(UE_list, UE_id1, UE_id2, 1);
    } else if (round2 == round1) {
	if (UE_list->UE_template[pCCid1][UE_id1].ul_buffer_info[LCGID0] <
	    UE_list->UE_template[pCCid2][UE_id2].ul_buffer_info[LCGID0]) {
	    swap_UEs(UE_list, UE_id1, UE_id2, 1);
	} else if (UE_list->UE_template[pCCid1][UE_id1].ul_total_buffer <
		   UE_list->UE_template[pCCid2][UE_id2].ul_total_buffer) {
	    swap_UEs(UE_list, UE_id1, UE_id2, 1);
	} else if (UE_list->UE_template[pCCid1][UE_id1].
		   pre_assigned_mcs_ul <
		   UE_list->UE_template[pCCid2][UE_id2].
		   pre_assigned_mcs_ul) {
	    if (UE_list->UE_template[pCCid2][UE_id2].ul_total_buffer > 0) {
		swap_UEs(UE_list, UE_id1, UE_id2, 1);
	    }
	}
    }
1804 1805
#endif
}
1806

1807
void sort_ue_ul(module_id_t module_idP, int frameP, sub_frame_t subframeP)
1808
{
1809 1810 1811 1812 1813
    int i;
    int list[NUMBER_OF_UE_MAX];
    int list_size = 0;
    int rnti;
    struct sort_ue_ul_params params = { module_idP, frameP, subframeP };
1814

1815
    UE_list_t *UE_list = &RC.mac[module_idP]->UE_list;
1816

1817 1818 1819 1820 1821 1822 1823
    for (i = 0; i < NUMBER_OF_UE_MAX; i++) {
	if (UE_list->active[i] == FALSE)
	    continue;
	if ((rnti = UE_RNTI(module_idP, i)) == NOT_A_RNTI)
	    continue;
	if (UE_list->UE_sched_ctrl[i].ul_out_of_sync == 1)
	    continue;
1824

1825 1826 1827
	list[list_size] = i;
	list_size++;
    }
1828

1829
    qsort_r(list, list_size, sizeof(int), ue_ul_compare, &params);
1830

1831 1832 1833 1834 1835 1836 1837 1838
    if (list_size) {
	for (i = 0; i < list_size - 1; i++)
	    UE_list->next_ul[list[i]] = list[i + 1];
	UE_list->next_ul[list[list_size - 1]] = -1;
	UE_list->head_ul = list[0];
    } else {
	UE_list->head_ul = -1;
    }
1839 1840

#if 0
1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903
    int UE_id1, UE_id2;
    int pCCid1, pCCid2;
    int round1, round2;
    int i = 0, ii = 0;
    rnti_t rnti1, rnti2;

    UE_list_t *UE_list = &RC.mac[module_idP]->UE_list;

    for (i = UE_list->head_ul; i >= 0; i = UE_list->next_ul[i]) {

	//LOG_I(MAC,"sort ue ul i %d\n",i);
	for (ii = UE_list->next_ul[i]; ii >= 0; ii = UE_list->next_ul[ii]) {
	    //LOG_I(MAC,"sort ul ue 2 ii %d\n",ii);

	    UE_id1 = i;
	    rnti1 = UE_RNTI(module_idP, UE_id1);

	    if (rnti1 == NOT_A_RNTI)
		continue;
	    if (UE_list->UE_sched_ctrl[i].ul_out_of_sync == 1)
		continue;


	    pCCid1 = UE_PCCID(module_idP, UE_id1);
	    round1 = maxround(module_idP, rnti1, frameP, subframeP, 1);

	    UE_id2 = ii;
	    rnti2 = UE_RNTI(module_idP, UE_id2);

	    if (rnti2 == NOT_A_RNTI)
		continue;
	    if (UE_list->UE_sched_ctrl[UE_id2].ul_out_of_sync == 1)
		continue;

	    pCCid2 = UE_PCCID(module_idP, UE_id2);
	    round2 = maxround(module_idP, rnti2, frameP, subframeP, 1);

	    if (round2 > round1) {
		swap_UEs(UE_list, UE_id1, UE_id2, 1);
	    } else if (round2 == round1) {
		if (UE_list->
		    UE_template[pCCid1][UE_id1].ul_buffer_info[LCGID0] <
		    UE_list->UE_template[pCCid2][UE_id2].
		    ul_buffer_info[LCGID0]) {
		    swap_UEs(UE_list, UE_id1, UE_id2, 1);
		} else if (UE_list->UE_template[pCCid1][UE_id1].
			   ul_total_buffer <
			   UE_list->UE_template[pCCid2][UE_id2].
			   ul_total_buffer) {
		    swap_UEs(UE_list, UE_id1, UE_id2, 1);
		} else if (UE_list->
			   UE_template[pCCid1][UE_id1].pre_assigned_mcs_ul
			   <
			   UE_list->
			   UE_template[pCCid2][UE_id2].pre_assigned_mcs_ul)
		{
		    if (UE_list->UE_template[pCCid2][UE_id2].
			ul_total_buffer > 0) {
			swap_UEs(UE_list, UE_id1, UE_id2, 1);
		    }
		}
	    }
	}
1904
    }
1905
#endif
1906
}