defs.h 33.5 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
/*
 * Licensed to the OpenAirInterface (OAI) Software Alliance under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.
 * The OpenAirInterface Software Alliance licenses this file to You under
 * the OAI Public License, Version 1.0  (the "License"); you may not use this file
 * except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.openairinterface.org/?page_id=698
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *-------------------------------------------------------------------------------
 * For more information about the OpenAirInterface (OAI) Software Alliance:
 *      contact@openairinterface.org
 */

22
/*! \file LAYER2/MAC/defs.h
23
* \brief MAC data structures, constant, and function prototype
24
* \author Navid Nikaein and Raymond Knopp
25 26
* \date 2011
* \version 0.5
27
* \email navid.nikaein@eurecom.fr
28 29

*/
30 31 32 33
/** @defgroup _oai2  openair2 Reference Implementation
 * @ingroup _ref_implementation_
 * @{
 */
34

35
/*@}*/
36

37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58
#ifndef __LAYER2_MAC_DEFS_H__
#define __LAYER2_MAC_DEFS_H__



#ifdef USER_MODE
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#endif

//#include "COMMON/openair_defs.h"

#include "COMMON/platform_constants.h"
#include "COMMON/mac_rrc_primitives.h"
#include "PHY/defs.h"
#include "RadioResourceConfigCommon.h"
#include "RadioResourceConfigDedicated.h"
#include "MeasGapConfig.h"
#include "TDD-Config.h"
#include "RACH-ConfigCommon.h"
#include "MeasObjectToAddModList.h"
59
#include "MobilityControlInfo.h"
60 61 62 63
#ifdef Rel10
#include "MBSFN-AreaInfoList-r9.h"
#include "MBSFN-SubframeConfigList.h"
#include "PMCH-InfoList-r9.h"
Raymond Knopp's avatar
 
Raymond Knopp committed
64
#include "SCellToAddMod-r10.h"
65 66 67 68 69 70
#endif

//#ifdef PHY_EMUL
//#include "SIMULATION/PHY_EMULATION/impl_defs.h"
//#endif

71 72
/** @defgroup _mac  MAC
 * @ingroup _oai2
73 74 75
 * @{
 */

76
#define BCCH_PAYLOAD_SIZE_MAX 128
77
#define CCCH_PAYLOAD_SIZE_MAX 128
78
#define PCCH_PAYLOAD_SIZE_MAX 128
79

80 81 82 83 84
#define SCH_PAYLOAD_SIZE_MAX 4096
/// Logical channel ids from 36-311 (Note BCCH is not specified in 36-311, uses the same as first DRB)

#ifdef Rel10

85
// Mask for identifying subframe for MBMS
86 87 88 89 90 91 92 93 94 95 96 97 98 99
#define MBSFN_TDD_SF3 0x80// for TDD
#define MBSFN_TDD_SF4 0x40
#define MBSFN_TDD_SF7 0x20
#define MBSFN_TDD_SF8 0x10
#define MBSFN_TDD_SF9 0x08
#define MBSFN_FDD_SF1 0x80// for FDD
#define MBSFN_FDD_SF2 0x40
#define MBSFN_FDD_SF3 0x20
#define MBSFN_FDD_SF6 0x10
#define MBSFN_FDD_SF7 0x08
#define MBSFN_FDD_SF8 0x04

#define MAX_MBSFN_AREA 8
#define MAX_PMCH_perMBSFN 15
100
/*!\brief MAX MCCH payload size  */
101
#define MCCH_PAYLOAD_SIZE_MAX 128
102
//#define MCH_PAYLOAD_SIZE_MAX 16384// this value is using in case mcs and TBS index are high
103 104 105 106 107 108
#endif

#ifdef USER_MODE
#define printk printf
#endif //USER_MODE

109
/*!\brief Maximum number of logical channl group IDs */
110
#define MAX_NUM_LCGID 4
111 112 113 114 115 116 117 118 119
/*!\brief logical channl group ID 0 */
#define LCGID0 0
/*!\brief logical channl group ID 1 */
#define LCGID1 1
/*!\brief logical channl group ID 2 */
#define LCGID2 2
/*!\brief logical channl group ID 3 */
#define LCGID3 3
/*!\brief Maximum number of logical chanels */
120
#define MAX_NUM_LCID 11
121
/*!\brief Maximum number od control elemenets */
122
#define MAX_NUM_CE 5
123
/*!\brief Maximum number of random access process */
124
#define NB_RA_PROC_MAX 4
125
/*!\brief size of buffer status report table */
126
#define BSR_TABLE_SIZE 64
127
/*!\brief The power headroom reporting range is from -23 ...+40 dB and beyond, with step 1 */
128
#define PHR_MAPPING_OFFSET 23  // if ( x>= -23 ) val = floor (x + 23) 
129
/*!\brief maximum number of resource block groups */
130
#define N_RBG_MAX 25 // for 20MHz channel BW
131
/*!\brief minimum value for channel quality indicator */
132
#define MIN_CQI_VALUE  0
133
/*!\brief maximum value for channel quality indicator */
134 135
#define MAX_CQI_VALUE  15

136

137 138 139
#define LCID_EMPTY 0
#define LCID_NOT_EMPTY 1

140 141 142
/* 
 * eNB part 
 */ 
143

144 145 146 147 148

/* 
 * UE/ENB common part 
 */ 
/*!\brief MAC header of Random Access Response for Random access preamble identifier (RAPID) */
149
typedef struct {
150 151 152
  uint8_t RAPID:6;
  uint8_t T:1;
  uint8_t E:1;
153 154
} __attribute__((__packed__))RA_HEADER_RAPID;

155
/*!\brief  MAC header of Random Access Response for backoff indicator (BI)*/
156
typedef struct {
157 158 159 160
  uint8_t BI:4;
  uint8_t R:2;
  uint8_t T:1;
  uint8_t E:1;
161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190
} __attribute__((__packed__))RA_HEADER_BI;
/*
typedef struct {
  uint64_t padding:16;
  uint64_t t_crnti:16;
  uint64_t hopping_flag:1;
  uint64_t rb_alloc:10;
  uint64_t mcs:4;
  uint64_t TPC:3;
  uint64_t UL_delay:1;
  uint64_t cqi_req:1;
  uint64_t Timing_Advance_Command:11;  // first/2nd octet LSB
  uint64_t R:1;                        // octet MSB
  } __attribute__((__packed__))RAR_PDU;

typedef struct {
  uint64_t padding:16;
  uint64_t R:1;                        // octet MSB
  uint64_t Timing_Advance_Command:11;  // first/2nd octet LSB
  uint64_t cqi_req:1;
  uint64_t UL_delay:1;
  uint64_t TPC:3;
  uint64_t mcs:4;
  uint64_t rb_alloc:10;
  uint64_t hopping_flag:1;
  uint64_t t_crnti:16;
  } __attribute__((__packed__))RAR_PDU;

#define sizeof_RAR_PDU 6
*/
191
/*!\brief  MAC subheader short with 7bit Length field */
192
typedef struct {
193 194 195 196 197
  uint8_t LCID:5;  // octet 1 LSB
  uint8_t E:1;
  uint8_t R:2;     // octet 1 MSB
  uint8_t L:7;     // octet 2 LSB
  uint8_t F:1;     // octet 2 MSB
198
} __attribute__((__packed__))SCH_SUBHEADER_SHORT;
199
/*!\brief  MAC subheader long  with 15bit Length field */
200
typedef struct {
201 202 203 204 205 206 207
  uint8_t LCID:5;   // octet 1 LSB
  uint8_t E:1;
  uint8_t R:2;      // octet 1 MSB
  uint8_t L_MSB:7;
  uint8_t F:1;      // octet 2 MSB
  uint8_t L_LSB:8;
  uint8_t padding;
208
} __attribute__((__packed__))SCH_SUBHEADER_LONG;
209
/*!\brief MAC subheader short without length field */
210
typedef struct {
211 212 213
  uint8_t LCID:5;
  uint8_t E:1;
  uint8_t R:2;
214 215
} __attribute__((__packed__))SCH_SUBHEADER_FIXED;

216
/*!\brief  mac control element: short buffer status report for a specific logical channel group ID*/
217
typedef struct {
218 219
  uint8_t Buffer_size:6;  // octet 1 LSB
  uint8_t LCGID:2;        // octet 1 MSB
220 221 222
} __attribute__((__packed__))BSR_SHORT;

typedef BSR_SHORT BSR_TRUNCATED;
223
/*!\brief  mac control element: long buffer status report for all logical channel group ID*/
224
typedef struct {
225 226 227 228 229
  uint32_t Buffer_size3:6;
  uint32_t Buffer_size2:6;
  uint32_t Buffer_size1:6;
  uint32_t Buffer_size0:6;
  uint32_t padding:8;
230 231 232
} __attribute__((__packed__))BSR_LONG;

#define BSR_LONG_SIZE  (sizeof(BSR_LONG))
233
/*!\brief  mac control element: timing advance  */
234
typedef struct {
235 236
  uint8_t TA:6;
  uint8_t R:2;
237
} __attribute__((__packed__))TIMING_ADVANCE_CMD;
238
/*!\brief  mac control element: power headroom report  */
239
typedef struct {
240 241
  uint8_t PH:6;
  uint8_t R:2;
242 243
} __attribute__((__packed__))POWER_HEADROOM_CMD;

244
/*!\brief  DCI PDU filled by MAC for the PHY  */
245
typedef struct {
246 247
  uint8_t Num_ue_spec_dci ;
  uint8_t Num_common_dci  ;
Raymond Knopp's avatar
Raymond Knopp committed
248
  //  uint32_t nCCE;
249
  uint32_t num_pdcch_symbols;
250 251
  DCI_ALLOC_t dci_alloc[NUM_DCI_MAX] ;
} DCI_PDU;
252
/*! \brief CCCH payload */
253
typedef struct {
254
  uint8_t payload[CCCH_PAYLOAD_SIZE_MAX] ;
255
} __attribute__((__packed__))CCCH_PDU;
256
/*! \brief BCCH payload */
257
typedef struct {
258
  uint8_t payload[BCCH_PAYLOAD_SIZE_MAX] ;
259
} __attribute__((__packed__))BCCH_PDU;
260 261 262 263
/*! \brief BCCH payload */
typedef struct {
  uint8_t payload[PCCH_PAYLOAD_SIZE_MAX] ;
} __attribute__((__packed__))PCCH_PDU;
264 265

#ifdef Rel10
266
/*! \brief MCCH payload */
267
typedef struct {
268
  uint8_t payload[MCCH_PAYLOAD_SIZE_MAX] ;
269
} __attribute__((__packed__))MCCH_PDU;
270
/*!< \brief MAC control element for activation and deactivation of component carriers */
271 272 273 274 275 276 277 278 279 280
typedef struct {
  uint8_t C7:1;/*!< \brief Component carrier 7 */
  uint8_t C6:1;/*!< \brief Component carrier 6 */
  uint8_t C5:1;/*!< \brief Component carrier 5 */
  uint8_t C4:1;/*!< \brief Component carrier 4 */
  uint8_t C3:1;/*!< \brief Component carrier 3 */
  uint8_t C2:1;/*!< \brief Component carrier 2 */
  uint8_t C1:1;/*!< \brief Component carrier 1 */
  uint8_t R:1;/*!< \brief Reserved  */
} __attribute__((__packed__))CC_ELEMENT;
281
/*! \brief MAC control element: MCH Scheduling Information */
282
typedef struct {
283 284 285
  uint8_t stop_sf_MSB:3; // octet 1 LSB
  uint8_t lcid:5;        // octet 2 MSB
  uint8_t stop_sf_LSB:8;
286
} __attribute__((__packed__))MSI_ELEMENT;
287 288
#endif
/*! \brief Values of CCCH LCID for DLSCH */ 
289
#define CCCH_LCHANID 0
290 291
/*!\brief Values of BCCH logical channel */
#define BCCH 3  // SI 
292 293
/*!\brief Values of PCCH logical channel */
#define PCCH 4  // Paging 
294 295 296 297 298 299 300 301 302 303 304 305 306 307
/*!\brief Value of CCCH / SRB0 logical channel */
#define CCCH 0  // srb0
/*!\brief DCCH / SRB1 logical channel */
#define DCCH 1  // srb1
/*!\brief DCCH1 / SRB2  logical channel */
#define DCCH1 2 // srb2
/*!\brief DTCH DRB1  logical channel */
#define DTCH 3 // LCID
/*!\brief MCCH logical channel */
#define MCCH 4 
/*!\brief MTCH logical channel */
#define MTCH 1 
// DLSCH LCHAN ID
/*!\brief LCID of UE contention resolution identity for DLSCH*/
308
#define UE_CONT_RES 28
309
/*!\brief LCID of timing advance for DLSCH */
310
#define TIMING_ADV_CMD 29
311
/*!\brief LCID of discontinous reception mode for DLSCH */
312
#define DRX_CMD 30
313
/*!\brief LCID of padding LCID for DLSCH */
314 315 316 317
#define SHORT_PADDING 31

#ifdef Rel10
// MCH LCHAN IDs (table6.2.1-4 TS36.321)
318
/*!\brief LCID of MCCH for DL */
319
#define MCCH_LCHANID 0
320 321 322
/*!\brief LCID of MCH scheduling info for DL */
#define MCH_SCHDL_INFO 3
/*!\brief LCID of Carrier component activation/deactivation */
323
#define CC_ACT_DEACT 27
324 325 326
#endif

// ULSCH LCHAN IDs
327
/*!\brief LCID of extended power headroom for ULSCH */
328
#define EXTENDED_POWER_HEADROOM 25
329
/*!\brief LCID of power headroom for ULSCH */
330
#define POWER_HEADROOM 26
331
/*!\brief LCID of CRNTI for ULSCH */
332
#define CRNTI 27
333
/*!\brief LCID of truncated BSR for ULSCH */
334
#define TRUNCATED_BSR 28
335
/*!\brief LCID of short BSR for ULSCH */
336
#define SHORT_BSR 29
337
/*!\brief LCID of long BSR for ULSCH */
338 339
#define LONG_BSR 30

340
/*! \brief Downlink SCH PDU Structure */
341
typedef struct {
342 343
  int8_t payload[8][SCH_PAYLOAD_SIZE_MAX];
  uint16_t Pdu_size[8];
344 345
} __attribute__ ((__packed__)) DLSCH_PDU;

346
/*! \brief MCH PDU Structure */
347
typedef struct {
348 349
  int8_t payload[SCH_PAYLOAD_SIZE_MAX];
  uint16_t Pdu_size;
350
  uint8_t mcs;
351 352 353
  uint8_t sync_area;
  uint8_t msi_active;
  uint8_t mcch_active;
354
  uint8_t mtch_active;
355 356
} __attribute__ ((__packed__)) MCH_PDU;

357
/*! \brief Uplink SCH PDU Structure */
358
typedef struct {
359 360
  int8_t payload[SCH_PAYLOAD_SIZE_MAX];         /*!< \brief SACH payload */
  uint16_t Pdu_size;
361 362 363 364
} __attribute__ ((__packed__)) ULSCH_PDU;

#include "PHY/impl_defs_top.h"

365
/*!\brief  UE ULSCH scheduling states*/
366 367 368
typedef enum {
  S_UL_NONE =0,
  S_UL_WAITING,
369 370
  S_UL_SCHEDULED,
  S_UL_BUFFERED,
371 372 373
  S_UL_NUM_STATUS
} UE_ULSCH_STATUS;

374
/*!\brief  UE DLSCH scheduling states*/
375 376 377
typedef enum {
  S_DL_NONE =0,
  S_DL_WAITING,
378 379
  S_DL_SCHEDULED,
  S_DL_BUFFERED,
380 381 382
  S_DL_NUM_STATUS
} UE_DLSCH_STATUS;

383
/*!\brief  scheduling policy for the contention-based access */
384
typedef enum {
385 386 387 388 389
  CBA_ES=0, /// equal share of RB among groups w
  CBA_ES_S,  /// equal share of RB among groups with small allocation
  CBA_PF, /// proportional fair (kind of)
  CBA_PF_S,  /// proportional fair (kind of) with small RB allocation
  CBA_RS /// random allocation
390 391 392
} CBA_POLICY;


393
/*! \brief temporary struct for ULSCH sched */
394
typedef struct {
395
  rnti_t rnti;
396 397
  uint16_t subframe;
  uint16_t serving_num;
398 399
  UE_ULSCH_STATUS status;
} eNB_ULSCH_INFO;
400
/*! \brief temp struct for DLSCH sched */
401
typedef struct {
402
  rnti_t rnti;
403 404 405
  uint16_t weight;
  uint16_t subframe;
  uint16_t serving_num;
406 407
  UE_DLSCH_STATUS status;
} eNB_DLSCH_INFO;
408
/*! \brief eNB overall statistics */
409
typedef struct {
410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428
  /// num BCCH PDU per CC 
  uint32_t total_num_bcch_pdu;
  /// BCCH buffer size  
  uint32_t bcch_buffer;
  /// total BCCH buffer size  
  uint32_t total_bcch_buffer;
  /// BCCH MCS
  uint32_t bcch_mcs;

  /// num CCCH PDU per CC 
  uint32_t total_num_ccch_pdu;
  /// BCCH buffer size  
  uint32_t ccch_buffer;
  /// total BCCH buffer size  
  uint32_t total_ccch_buffer;
  /// BCCH MCS
  uint32_t ccch_mcs;

/// num active users
429 430 431 432 433
  uint16_t num_dlactive_UEs;
  ///  available number of PRBs for a give SF
  uint16_t available_prbs;
  /// total number of PRB available for the user plane
  uint32_t total_available_prbs;
434 435
  /// aggregation
  /// total avilable nccc : num control channel element
436
  uint16_t available_ncces;
437 438
  // only for a new transmission, should be extended for retransmission
  // current dlsch  bit rate for all transport channels
439 440 441 442 443
  uint32_t dlsch_bitrate;
  //
  uint32_t dlsch_bytes_tx;
  //
  uint32_t dlsch_pdus_tx;
444
  //
445 446 447 448 449
  uint32_t total_dlsch_bitrate;
  //
  uint32_t total_dlsch_bytes_tx;
  //
  uint32_t total_dlsch_pdus_tx;
450 451
  
  // here for RX
452 453 454 455 456
  //
  uint32_t ulsch_bitrate;
  //
  uint32_t ulsch_bytes_rx;
  //
457 458 459 460 461 462 463 464
  uint64_t ulsch_pdus_rx; 

  uint32_t total_ulsch_bitrate;
  //
  uint32_t total_ulsch_bytes_rx;
  //
  uint32_t total_ulsch_pdus_rx;
  
465
} eNB_STATS;
466
/*! \brief eNB statistics for the connected UEs*/
467
typedef struct {
468 469

  /// CRNTI of UE
470
  rnti_t crnti; ///user id (rnti) of connected UEs
471
  // rrc status
472 473 474
  uint8_t rrc_status;
  /// harq pid
  uint8_t harq_pid;
475
  /// harq rounf
476
  uint8_t harq_round;
477
  /// DL Wideband CQI index (2 TBs)
478 479 480 481 482
  uint8_t dl_cqi;
  /// total available number of PRBs for a new transmission
  uint16_t rbs_used;
  /// total available number of PRBs for a retransmission
  uint16_t rbs_used_retx;
483
  /// total nccc used for a new transmission: num control channel element
484
  uint16_t ncce_used;
485
  /// total avilable nccc for a retransmission: num control channel element
486
  uint16_t ncce_used_retx;
487 488

  // mcs1 before the rate adaptaion
489
  uint8_t dlsch_mcs1;
490
  /// Target mcs2 after rate-adaptation
491
  uint8_t dlsch_mcs2;
492
  //  current TBS with mcs2
493
  uint32_t TBS;
494
  //  total TBS with mcs2
495
  //  uint32_t total_TBS;
496
  //  total rb used for a new transmission
497
  uint32_t total_rbs_used;
498
  //  total rb used for retransmission
499
  uint32_t total_rbs_used_retx;
500

501
   /// TX
502 503 504 505 506 507 508 509
  /// Num pkt
  uint32_t num_pdu_tx[NB_RB_MAX];
  /// num bytes
  uint32_t num_bytes_tx[NB_RB_MAX];
  /// num retransmission / harq
  uint32_t num_retransmission;
  /// instantaneous tx throughput for each TTI
  //  uint32_t tti_throughput[NB_RB_MAX];
510 511

  /// overall
512
  //
513 514 515 516
  uint32_t  dlsch_bitrate;
  //total
  uint32_t  total_dlsch_bitrate;
  /// headers+ CE +  padding bytes for a MAC PDU
517
  uint64_t overhead_bytes;
518
  /// headers+ CE +  padding bytes for a MAC PDU
519
  uint64_t total_overhead_bytes;
520
  /// headers+ CE +  padding bytes for a MAC PDU
521
  uint64_t avg_overhead_bytes;
522
  // MAC multiplexed payload
523 524 525
  uint64_t total_sdu_bytes;
  // total MAC pdu bytes
  uint64_t total_pdu_bytes;
526

527 528 529 530
  // total num pdu
  uint32_t total_num_pdus;
  //
  //  uint32_t avg_pdu_size;
531 532

  /// RX
533 534 535 536 537 538

  /// preassigned mcs after rate adaptation
  uint8_t ulsch_mcs1;
  /// adjusted mcs
  uint8_t ulsch_mcs2;

539 540 541 542
  /// estimated average pdu inter-departure time
  uint32_t avg_pdu_idt;
  /// estimated average pdu size
  uint32_t avg_pdu_ps;
543
  ///
544 545
  uint32_t aggregated_pdu_size;
  uint32_t aggregated_pdu_arrival;
546

547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562
  ///  uplink transport block size
  uint32_t ulsch_TBS;

  ///  total rb used for a new uplink transmission
  uint32_t num_retransmission_rx;
  ///  total rb used for a new uplink transmission
  uint32_t rbs_used_rx;
   ///  total rb used for a new uplink retransmission
  uint32_t rbs_used_retx_rx;
  ///  total rb used for a new uplink transmission
  uint32_t total_rbs_used_rx;
  /// normalized rx power 
  int32_t      normalized_rx_power;
   /// target rx power 
  int32_t    target_rx_power;

563
  /// num rx pdu
564
  uint32_t num_pdu_rx[NB_RB_MAX];
565
  /// num bytes rx
566
  uint32_t num_bytes_rx[NB_RB_MAX];
567
  /// instantaneous rx throughput for each TTI
568
  //  uint32_t tti_goodput[NB_RB_MAX];
569 570
  /// errors
  uint32_t num_errors_rx;
571 572 573 574 575 576 577 578 579 580
  
  uint64_t overhead_bytes_rx;
  /// headers+ CE +  padding bytes for a MAC PDU
  uint64_t total_overhead_bytes_rx;
  /// headers+ CE +  padding bytes for a MAC PDU
  uint64_t avg_overhead_bytes_rx;
 //
  uint32_t  ulsch_bitrate;
  //total
  uint32_t  total_ulsch_bitrate;
581
  /// overall
582 583
  ///  MAC pdu bytes
  uint64_t pdu_bytes_rx;
584
  /// total MAC pdu bytes
585
  uint64_t total_pdu_bytes_rx;
586
  /// total num pdu
587
  uint32_t total_num_pdus_rx;
588
  /// num of error pdus
589
  uint32_t total_num_errors_rx;
590

591
} eNB_UE_STATS;
592
/*! \brief eNB template for UE context information  */
593
typedef struct {
594
  /// C-RNTI of UE
595
  rnti_t rnti;
596 597 598 599
  /// NDI from last scheduling
  uint8_t oldNDI[8];
  /// NDI from last UL scheduling
  uint8_t oldNDI_UL[8];
600
  /// Flag to indicate UL has been scheduled at least once
Lionel Gauthier's avatar
Lionel Gauthier committed
601
  boolean_t ul_active;
Raymond Knopp's avatar
 
Raymond Knopp committed
602 603
  /// Flag to indicate UE has been configured (ACK from RRCConnectionSetup received)
  boolean_t configured;
604 605 606 607

  // PHY interface info

  /// DCI format for DLSCH
608
  uint16_t DLSCH_dci_fmt;
609

610
  /// Current Aggregation Level for DCI
611
  uint8_t DCI_aggregation_min;
612

613
  /// size of DLSCH size in bit 
614
  uint8_t DLSCH_dci_size_bits;
615 616

  /// DCI buffer for DLSCH
617
  uint8_t DLSCH_DCI[8][(MAX_DCI_SIZE_BITS>>3)+1];
618 619

  /// Number of Allocated RBs for DL after scheduling (prior to frequency allocation)
620
  uint16_t nb_rb[8]; // num_max_harq
621 622

  /// Number of Allocated RBs for UL after scheduling (prior to frequency allocation)
623
  uint16_t nb_rb_ul[8]; // num_max_harq
624

625 626
  /// Number of Allocated RBs by the ulsch preprocessor
  uint8_t pre_allocated_nb_rb_ul;
627

628 629
  /// index of Allocated RBs by the ulsch preprocessor
  int8_t pre_allocated_rb_table_index_ul;
630

631 632
  /// total allocated RBs
  int8_t total_allocated_rbs;
633

634
  /// pre-assigned MCS by the ulsch preprocessor
635
  uint8_t pre_assigned_mcs_ul;
636 637 638 639

  /// assigned MCS by the ulsch scheduler
  uint8_t assigned_mcs_ul;

640
  /// DCI buffer for ULSCH
641
  uint8_t ULSCH_DCI[8][(MAX_DCI_SIZE_BITS>>3)+1];
642 643

  /// DL DAI
644
  uint8_t DAI;
645 646

  /// UL DAI
647
  uint8_t DAI_ul[10];
648 649

  /// UL Scheduling Request Received
650
  uint8_t ul_SR;
651

652
  ///Resource Block indication for each sub-band in MU-MIMO
653
  uint8_t rballoc_subband[8][50];
654 655 656

  // Logical channel info for link with RLC

657
  /// Last received UE BSR info for each logical channel group id
658
  uint8_t bsr_info[MAX_NUM_LCGID];
659

660 661 662
  /// LCGID mapping
  long lcgidmap[11];

663
  /// phr information
664
  int8_t phr_info;
665

666 667 668
  /// phr information
  int8_t phr_info_configured;

669
  ///dl buffer info
670
  uint32_t dl_buffer_info[MAX_NUM_LCID];
671
  /// total downlink buffer info
672
  uint32_t dl_buffer_total;
673
  /// total downlink pdus
674
  uint32_t dl_pdus_total;
675
  /// downlink pdus for each LCID
676
  uint32_t dl_pdus_in_buffer[MAX_NUM_LCID];
677
  /// creation time of the downlink buffer head for each LCID
678
  uint32_t dl_buffer_head_sdu_creation_time[MAX_NUM_LCID];
679
  /// maximum creation time of the downlink buffer head across all LCID
680
  uint32_t  dl_buffer_head_sdu_creation_time_max;
681
  /// a flag indicating that the downlink head SDU is segmented  
682
  uint8_t    dl_buffer_head_sdu_is_segmented[MAX_NUM_LCID];
683
  /// size of remaining size to send for the downlink head SDU
684
  uint32_t dl_buffer_head_sdu_remaining_size_to_send[MAX_NUM_LCID];
685

686
  /// total uplink buffer size 
687
  uint32_t ul_total_buffer;
688
  /// uplink buffer creation time for each LCID
689
  uint32_t ul_buffer_creation_time[MAX_NUM_LCGID];
690
  /// maximum uplink buffer creation time across all the LCIDs
691
  uint32_t ul_buffer_creation_time_max;
692
  /// uplink buffer size per LCID
693 694
  uint32_t ul_buffer_info[MAX_NUM_LCGID];

695 696 697
  /// UE tx power
  int32_t ue_tx_power;

kaltenbe's avatar
kaltenbe committed
698
  /// stores the frame where the last TPC was transmitted
699 700 701 702
  uint32_t pusch_tpc_tx_frame;
  uint32_t pusch_tpc_tx_subframe;
  uint32_t pucch_tpc_tx_frame;
  uint32_t pucch_tpc_tx_subframe;
kaltenbe's avatar
kaltenbe committed
703

704 705 706
#ifdef LOCALIZATION
  eNB_UE_estimated_distances distance;
#endif
707 708
} UE_TEMPLATE;

709
/*! \brief scheduling control information set through an API (not used)*/
710
typedef struct {
711
  ///UL transmission bandwidth in RBs
712
  uint8_t ul_bandwidth[MAX_NUM_LCID];
713
  ///DL transmission bandwidth in RBs
714
  uint8_t dl_bandwidth[MAX_NUM_LCID];
715

716 717
  //To do GBR bearer
  uint8_t min_ul_bandwidth[MAX_NUM_LCID];
718

719
  uint8_t min_dl_bandwidth[MAX_NUM_LCID];
720

721
  ///aggregated bit rate of non-gbr bearer per UE
722
  uint64_t  ue_AggregatedMaximumBitrateDL;
723
  ///aggregated bit rate of non-gbr bearer per UE
724
  uint64_t  ue_AggregatedMaximumBitrateUL;
725
  ///CQI scheduling interval in subframes.
726
  uint16_t cqiSchedInterval;
727
  ///Contention resolution timer used during random access
728
  uint8_t mac_ContentionResolutionTimer;
729

730
  uint16_t max_allowed_rbs[MAX_NUM_LCID];
731

732
  uint8_t max_mcs[MAX_NUM_LCID];
733

734
  uint16_t priority[MAX_NUM_LCID];
735

736 737 738 739 740 741
  // resource scheduling information
  uint8_t       harq_pid[MAX_NUM_CCs];
  uint8_t       round[MAX_NUM_CCs];
  uint8_t       dl_pow_off[MAX_NUM_CCs];
  uint16_t      pre_nb_available_rbs[MAX_NUM_CCs];
  unsigned char rballoc_sub_UE[MAX_NUM_CCs][N_RBG_MAX];
742
  uint16_t      ta_timer;
743 744
  int16_t       ta_update;
  int32_t       context_active_timer;
745
  int32_t       cqi_req_timer;
746
  int32_t       ul_inactivity_timer;
747
  int32_t       ul_failure_timer;
748
  int32_t       ul_scheduled;
749
  int32_t       ra_pdcch_order_sent;
kaltenbe's avatar
kaltenbe committed
750
  int32_t       ul_out_of_sync;
751
  int32_t       phr_received;
752
} UE_sched_ctrl;
753
/*! \brief eNB template for the Random access information */
754 755
typedef struct {
  /// Flag to indicate this process is active
Lionel Gauthier's avatar
Lionel Gauthier committed
756
  boolean_t RA_active;
757
  /// Size of DCI for RA-Response (bytes)
758
  uint8_t RA_dci_size_bytes1;
759
  /// Size of DCI for RA-Response (bits)
760
  uint8_t RA_dci_size_bits1;
761
  /// Actual DCI to transmit for RA-Response
762
  uint8_t RA_alloc_pdu1[(MAX_DCI_SIZE_BITS>>3)+1];
763
  /// DCI format for RA-Response (should be 1A)
764
  uint8_t RA_dci_fmt1;
765
  /// Size of DCI for Msg4/ContRes (bytes)
766
  uint8_t RA_dci_size_bytes2;
767
  /// Size of DCI for Msg4/ContRes (bits)
768
  uint8_t RA_dci_size_bits2;
769
  /// Actual DCI to transmit for Msg4/ContRes
770
  uint8_t RA_alloc_pdu2[(MAX_DCI_SIZE_BITS>>3)+1];
771
  /// DCI format for Msg4/ContRes (should be 1A)
772
  uint8_t RA_dci_fmt2;
773
  /// Flag to indicate the eNB should generate RAR.  This is triggered by detection of PRACH
774
  uint8_t generate_rar;
775
  /// Subframe where preamble was received
776
  uint8_t preamble_subframe;
777
  /// Subframe where Msg3 is to be sent
778
  uint8_t Msg3_subframe;
779
  /// Flag to indicate the eNB should generate Msg4 upon reception of SDU from RRC.  This is triggered by first ULSCH reception at eNB for new user.
780
  uint8_t generate_Msg4;
781
  /// Flag to indicate that eNB is waiting for ACK that UE has received Msg3.
782
  uint8_t wait_ack_Msg4;
783
  /// UE RNTI allocated during RAR
784
  rnti_t rnti;
785
  /// RA RNTI allocated from received PRACH
786
  uint16_t RA_rnti;
787
  /// Received preamble_index
788
  uint8_t preamble_index;
789
  /// Received UE Contention Resolution Identifier
790
  uint8_t cont_res_id[6];
791
  /// Timing offset indicated by PHY
792
  int16_t timing_offset;
793
  /// Timeout for RRC connection
794
  int16_t RRC_timer;
795 796 797
} RA_TEMPLATE;


798
/*! \brief subband bitmap confguration (for ALU icic algo purpose), in test phase */
799 800 801 802 803 804 805
typedef struct {
  uint8_t sbmap[NUMBER_OF_SUBBANDS_MAX]; //13 = number of SB MAX for 100 PRB
  uint8_t periodicity;
  uint8_t first_subframe;
  uint8_t sb_size;
  uint8_t nb_active_sb;
} SBMAP_CONF;
806
/*! \brief UE list used by eNB to order UEs/CC for scheduling*/ 
807
typedef struct {
808
  /// DLSCH pdu 
Raymond Knopp's avatar
 
Raymond Knopp committed
809 810 811 812 813
  DLSCH_PDU DLSCH_pdu[MAX_NUM_CCs][2][NUMBER_OF_UE_MAX];
  /// DCI template and MAC connection parameters for UEs
  UE_TEMPLATE UE_template[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
  /// DCI template and MAC connection for RA processes
  int pCC_id[NUMBER_OF_UE_MAX];
814
  /// sorted downlink component carrier for the scheduler 
Raymond Knopp's avatar
 
Raymond Knopp committed
815
  int ordered_CCids[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
816
  /// number of downlink active component carrier 
Raymond Knopp's avatar
 
Raymond Knopp committed
817
  int numactiveCCs[NUMBER_OF_UE_MAX];
818
  /// sorted uplink component carrier for the scheduler 
Raymond Knopp's avatar
 
Raymond Knopp committed
819
  int ordered_ULCCids[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
820
  /// number of uplink active component carrier 
Raymond Knopp's avatar
 
Raymond Knopp committed
821
  int numactiveULCCs[NUMBER_OF_UE_MAX];
822
  /// number of downlink active component carrier 
823
  uint8_t dl_CC_bitmap[NUMBER_OF_UE_MAX];
824
  /// eNB to UE statistics
Raymond Knopp's avatar
 
Raymond Knopp committed
825
  eNB_UE_STATS eNB_UE_stats[MAX_NUM_CCs][NUMBER_OF_UE_MAX];
826
  /// scheduling control info
Raymond Knopp's avatar
 
Raymond Knopp committed
827 828 829
  UE_sched_ctrl UE_sched_ctrl[NUMBER_OF_UE_MAX];

  int next[NUMBER_OF_UE_MAX];
830
  int head;
831 832
  int next_ul[NUMBER_OF_UE_MAX];
  int head_ul;
Raymond Knopp's avatar
 
Raymond Knopp committed
833 834 835 836
  int avail;
  int num_UEs;
  boolean_t active[NUMBER_OF_UE_MAX];
} UE_list_t;
837

838
/*! \brief eNB common channels */ 
839
typedef struct {
840 841 842 843
  /// Outgoing DCI for PHY generated by eNB scheduler
  DCI_PDU DCI_pdu;
  /// Outgoing BCCH pdu for PHY
  BCCH_PDU BCCH_pdu;
844 845
  /// Outgoing BCCH DCI allocation
  uint32_t BCCH_alloc_pdu;
846 847 848
  /// Outgoing CCCH pdu for PHY
  CCCH_PDU CCCH_pdu;
  RA_TEMPLATE RA_template[NB_RA_PROC_MAX];
849 850
  /// VRB map for common channels
  uint8_t vrb_map[100];
851 852
  /// MBSFN SubframeConfig
  struct MBSFN_SubframeConfig *mbsfn_SubframeConfig[8];
853
  /// number of subframe allocation pattern available for MBSFN sync area
854
  uint8_t num_sf_allocation_pattern;
855
#ifdef Rel10
856
  /// MBMS Flag
857
  uint8_t MBMS_flag;
858 859 860
  /// Outgoing MCCH pdu for PHY
  MCCH_PDU MCCH_pdu;
  /// MCCH active flag
861
  uint8_t msi_active;
862
  /// MCCH active flag
863
  uint8_t mcch_active;
864
  /// MTCH active flag
865
  uint8_t mtch_active;
866
  /// number of active MBSFN area
867
  uint8_t num_active_mbsfn_area;
868 869 870 871 872 873 874 875 876 877
  /// MBSFN Area Info
  struct  MBSFN_AreaInfo_r9 *mbsfn_AreaInfo[MAX_MBSFN_AREA];
  /// PMCH Config
  struct PMCH_Config_r9 *pmch_Config[MAX_PMCH_perMBSFN];
  /// MBMS session info list
  struct MBMS_SessionInfoList_r9 *mbms_SessionList[MAX_PMCH_perMBSFN];
  /// Outgoing MCH pdu for PHY
  MCH_PDU MCH_pdu;
#endif
#ifdef CBA
878
  /// number of CBA groups 
879
  uint8_t num_active_cba_groups;
880
  /// RNTI for each CBA group 
881
  uint16_t cba_rnti[NUM_MAX_CBA_GROUP];
882
  /// MCS for each CBA group 
883
  uint8_t group_mcs[NUM_MAX_CBA_GROUP];
884 885
#endif
} COMMON_channels_t;
886
/*! \brief top level eNB MAC structure */ 
887 888
typedef struct {
  ///
Raymond Knopp's avatar
 
Raymond Knopp committed
889 890 891 892 893 894 895 896
  uint16_t Node_id;
  /// frame counter
  frame_t frame;
  /// subframe counter
  sub_frame_t subframe;
  /// Common cell resources
  COMMON_channels_t common_channels[MAX_NUM_CCs];
  UE_list_t UE_list;
897

898 899
  ///subband bitmap configuration
  SBMAP_CONF sbmap_conf;
900 901
  /// CCE table used to build DCI scheduling information
  int CCE_table[MAX_NUM_CCs][800];
902
  ///  active flag for Other lcid
903
  uint8_t lcid_active[NB_RB_MAX];
904
  /// eNB stats
905
  eNB_STATS eNB_stats[MAX_NUM_CCs];
906
  // MAC function execution peformance profiler
907
  /// processing time of eNB scheduler 
908
  time_stats_t eNB_scheduler;
909
  /// processing time of eNB scheduler for SI 
910
  time_stats_t schedule_si;
911
  /// processing time of eNB scheduler for Random access
912
  time_stats_t schedule_ra;
913
  /// processing time of eNB ULSCH scheduler 
914
  time_stats_t schedule_ulsch;
915
  /// processing time of eNB DCI generation
916
  time_stats_t fill_DLSCH_dci;
917
  /// processing time of eNB MAC preprocessor
918
  time_stats_t schedule_dlsch_preprocessor;
919
  /// processing time of eNB DLSCH scheduler 
920
  time_stats_t schedule_dlsch; // include rlc_data_req + MAC header + preprocessor
921
  /// processing time of eNB MCH scheduler 
922
  time_stats_t schedule_mch;
923
  /// processing time of eNB ULSCH reception
924
  time_stats_t rx_ulsch_sdu; // include rlc_data_ind
925 926

} eNB_MAC_INST;
927

928 929 930 931 932 933 934 935 936 937 938 939 940
/* 
 * UE part 
 */ 

/*!\brief UE layer 2 status */
typedef enum {
  CONNECTION_OK=0,
  CONNECTION_LOST,
  PHY_RESYNCH,
  PHY_HO_PRACH
} UE_L2_STATE_t;

/*!\brief UE scheduling info */
941 942
typedef struct {
  /// buffer status for each lcgid
943
  uint8_t  BSR[MAX_NUM_LCGID]; // should be more for mesh topology
944
  /// keep the number of bytes in rlc buffer for each lcid
945
  uint16_t  BSR_bytes[MAX_NUM_LCGID];
946
  /// buffer status for each lcid
947
  uint8_t  LCID_status[MAX_NUM_LCID];
948
  /// SR pending as defined in 36.321
949
  uint8_t  SR_pending;
950
  /// SR_COUNTER as defined in 36.321
951
  uint16_t SR_COUNTER;
952
  /// logical channel group ide for each LCID
953
  uint8_t  LCGID[MAX_NUM_LCID];
954
  /// retxBSR-Timer, default value is sf2560
955
  uint16_t retxBSR_Timer;
956
  /// retxBSR_SF, number of subframe before triggering a regular BSR
957
  int16_t retxBSR_SF;
958
  /// periodicBSR-Timer, default to infinity
959
  uint16_t periodicBSR_Timer;
960
  /// periodicBSR_SF, number of subframe before triggering a periodic BSR
961
  int16_t periodicBSR_SF;
962
  /// default value is 0: not configured
963
  uint16_t sr_ProhibitTimer;
964
  /// sr ProhibitTime running
965
  uint8_t sr_ProhibitTimer_Running;
966
  ///  default value to n5
967
  uint16_t maxHARQ_Tx;
968
  /// default value is false
969
  uint16_t ttiBundling;
970
  /// default value is release
971 972 973 974
  struct DRX_Config *drx_config;
  /// default value is release
  struct MAC_MainConfig__phr_Config *phr_config;
  ///timer before triggering a periodic PHR
975
  uint16_t periodicPHR_Timer;
976
  ///timer before triggering a prohibit PHR
977
  uint16_t prohibitPHR_Timer;
978
  ///DL Pathloss change value
979
  uint16_t PathlossChange;
980
  ///number of subframe before triggering a periodic PHR
981
  int16_t periodicPHR_SF;
982
  ///number of subframe before triggering a prohibit PHR
983
  int16_t prohibitPHR_SF;
984
  ///DL Pathloss Change in db
985
  uint16_t PathlossChange_db;
986
  //Bj bucket usage per  lcid
987
  int16_t Bj[MAX_NUM_LCID];
988
  // Bucket size per lcid
989
  int16_t bucket_size[MAX_NUM_LCID];
990
} UE_SCHEDULING_INFO;
991
/*!\brief Top level UE MAC structure */
992
typedef struct {
993
  uint16_t Node_id;
994
  /// frame counter
995
  frame_t     frame;
996
  /// subframe counter
997
  sub_frame_t subframe;
998
  /// C-RNTI of UE
999
  uint16_t crnti;
1000
  /// C-RNTI of UE before HO
1001
  rnti_t crnti_before_ho; ///user id (rnti) of connected UEs
1002 1003
  /// uplink active flag
  uint8_t ul_active;
1004
  /// pointer to RRC PHY configuration
1005
  RadioResourceConfigCommonSIB_t *radioResourceConfigCommon;
1006
  /// pointer to RACH_ConfigDedicated (NULL when not active, i.e. upon HO completion or T304 expiry)
1007 1008
  struct RACH_ConfigDedicated *rach_ConfigDedicated;
  /// pointer to RRC PHY configuration
1009
  struct PhysicalConfigDedicated *physicalConfigDedicated;
1010 1011 1012 1013
#ifdef Rel10
  /// pointer to RRC PHY configuration SCEll
  struct PhysicalConfigDedicatedSCell_r10 *physicalConfigDedicatedSCell_r10;
#endif
1014 1015 1016
  /// pointer to TDD Configuration (NULL for FDD)
  TDD_Config_t *tdd_Config;
  /// Number of adjacent cells to measure
1017
  uint8_t  n_adj_cells;
1018
  /// Array of adjacent physical cell ids
1019
  uint32_t adj_cell_id[6];
1020 1021 1022 1023 1024 1025
  /// Pointer to RRC MAC configuration
  MAC_MainConfig_t *macConfig;
  /// Pointer to RRC Measurement gap configuration
  MeasGapConfig_t  *measGapConfig;
  /// Pointers to LogicalChannelConfig indexed by LogicalChannelIdentity. Note NULL means LCHAN is inactive.
  LogicalChannelConfig_t *logicalChannelConfig[MAX_NUM_LCID];
1026
  /// Scheduling Information
1027 1028 1029 1030 1031 1032
  UE_SCHEDULING_INFO scheduling_info;
  /// Outgoing CCCH pdu for PHY
  CCCH_PDU CCCH_pdu;
  /// Incoming DLSCH pdu for PHY
  //DLSCH_PDU DLSCH_pdu[NUMBER_OF_UE_MAX][2];
  /// number of attempt for rach
1033
  uint8_t RA_attempt_number;
1034
  /// Random-access procedure flag
1035
  uint8_t RA_active;
1036
  /// Random-access window counter
1037
  int8_t RA_window_cnt;
1038
  /// Random-access Msg3 size in bytes
1039
  uint8_t RA_Msg3_size;
1040
  /// Random-access prachMaskIndex
1041
  uint8_t RA_prachMaskIndex;
1042
  /// Flag indicating Preamble set (A,B) used for first Msg3 transmission
1043
  uint8_t RA_usedGroupA;
1044 1045 1046
  /// Random-access Resources
  PRACH_RESOURCES_t RA_prach_resources;
  /// Random-access PREAMBLE_TRANSMISSION_COUNTER
1047
  uint8_t RA_PREAMBLE_TRANSMISSION_COUNTER;
1048
  /// Random-access backoff counter
1049
  int16_t RA_backoff_cnt;
1050
  /// Random-access variable for window calculation (frame of last change in window counter)
1051
  uint32_t RA_tx_frame;
1052
  /// Random-access variable for window calculation (subframe of last change in window counter)
1053
  uint8_t RA_tx_subframe;
1054 1055
  /// Random-access Group B maximum path-loss
  /// Random-access variable for backoff (frame of last change in backoff counter)
1056
  uint32_t RA_backoff_frame;
1057
  /// Random-access variable for backoff (subframe of last change in backoff counter)
1058
  uint8_t RA_backoff_subframe;
1059
  /// Random-access Group B maximum path-loss
1060
  uint16_t RA_maxPL;
1061
  /// Random-access Contention Resolution Timer active flag
1062
  uint8_t RA_contention_resolution_timer_active;
1063
  /// Random-access Contention Resolution Timer count value
1064
  uint8_t RA_contention_resolution_cnt;
1065
  /// power headroom reporitng reconfigured
1066
  uint8_t PHR_reconfigured;
1067
  /// power headroom state as configured by the higher layers
1068
  uint8_t PHR_state;
1069
  /// power backoff due to power management (as allowed by P-MPRc) for this cell
1070
  uint8_t PHR_reporting_active;
1071
  /// power backoff due to power management (as allowed by P-MPRc) for this cell
1072
  uint8_t power_backoff_db[NUMBER_OF_eNB_MAX];
1073
  /// MBSFN_Subframe Configuration
1074
  struct MBSFN_SubframeConfig *mbsfn_SubframeConfig[8]; // FIXME replace 8 by MAX_MBSFN_AREA?
1075
  /// number of subframe allocation pattern available for MBSFN sync area
1076
  uint8_t num_sf_allocation_pattern;
1077
#ifdef Rel10
1078
  /// number of active MBSFN area
1079
  uint8_t num_active_mbsfn_area;
1080 1081 1082 1083 1084
  /// MBSFN Area Info
  struct  MBSFN_AreaInfo_r9 *mbsfn_AreaInfo[MAX_MBSFN_AREA];
  /// PMCH Config
  struct PMCH_Config_r9 *pmch_Config[MAX_PMCH_perMBSFN];
  /// MCCH status
1085
  uint8_t mcch_status;
1086
  /// MSI status
1087
  uint8_t msi_status;// could be an array if there are >1 MCH in one MBSFN area
1088
#endif
1089
  //#ifdef CBA
1090
  /// CBA RNTI for each group 
1091
  uint16_t cba_rnti[NUM_MAX_CBA_GROUP];
1092
  /// last SFN for CBA channel access 
1093
  uint8_t cba_last_access[NUM_MAX_CBA_GROUP];
1094
  //#endif
1095
  /// total UE scheduler processing time 
1096
  time_stats_t ue_scheduler; // total
1097 1098 1099 1100 1101
  /// UE ULSCH tx  processing time inlcuding RLC interface (rlc_data_req) and mac header generation 
  time_stats_t tx_ulsch_sdu;  
  /// UE DLSCH rx  processing time inlcuding RLC interface (mac_rrc_data_ind or mac_rlc_status_ind+mac_rlc_data_ind) and mac header parser
  time_stats_t rx_dlsch_sdu ; 
  /// UE query for MCH subframe processing time 
1102
  time_stats_t ue_query_mch;
1103
  /// UE MCH rx processing time 
1104
  time_stats_t rx_mch_sdu;
1105 1106
  /// UE BCCH rx processing time including RLC interface (mac_rrc_data_ind) 
  time_stats_t rx_si; 
1107 1108
  /// UE PCCH rx processing time including RLC interface (mac_rrc_data_ind) 
  time_stats_t rx_p; 
1109
} UE_MAC_INST;
1110
/*! \brief ID of the neighboring cells used for HO*/
1111
typedef struct {
1112 1113
  uint16_t cell_ids[6];
  uint8_t n_adj_cells;
1114 1115
} neigh_cell_id_t;

1116
#include "proto.h"
1117
/*@}*/
1118
#endif /*__LAYER2_MAC_DEFS_H__ */
1119 1120 1121