1. 18 Nov, 2016 1 commit
    • Cedric Roux's avatar
      hotfix: correct PHICH generation · 64615dcc
      Cedric Roux authored
      The PHICH generation is wrong.
      HARQ process X is uplink scheduled at TTI n.
      At TTI n+4 the eNB receives the data.
      At TTI n+8 the eNB sends ACK/NACK on the PHICH.
      
      The problem is that PHICH generation is done after scheduling.
      And PHICH generation uses "first_rb" and "n_DMRS" to compute
      "ngroup_PHICH" and "nseq_PHICH".
      
      So at TTI n+8 if the eNB has reused the HARQ process X for
      a new uplink scheduling the values "first_rb" and "n_DMRS"
      may have changed.
      
      We need to use the previous values.
      
      One solution would have been to do PHICH generation before
      scheduling. The problem is that "generate_phich_top" does more
      than PHICH generation. It has to setup parameters to sort of
      "emulate" a DCI0 in case of retransmission scheduled without
      DCI0. So part of it has to be done after scheduling. We would
      have to split the function.
      
      The simple adopted fix is to store old values of "first_rb"
      and "n_DMRS" and use those values in "generate_phich_top".
      
      This fix has only been tested with FDD. TDD may miserably fail.
      64615dcc
  2. 16 Nov, 2016 1 commit
    • Cedric Roux's avatar
      hotfix: turbo decoder should not fail if CRC is 0 · f116a10d
      Cedric Roux authored
      The case of a CRC == 0 is legal.
      
      After discussion with Raymond, it is also possible to have all
      bits at 0 (and so a CRC==0) if there is no transmission and thus
      not much energy.
      
      So this hotfix may introduce new problems (false decoding).
      
      A future work is to handle this case properly by not calling the
      turbo decoder if there is not enough energy received.
      
      The problem might manifest itself more in the UE part, especially
      when it tries to decode MIB and/or SIB (if I understood correctly).
      f116a10d
  3. 14 Nov, 2016 2 commits
  4. 10 Nov, 2016 3 commits
  5. 08 Nov, 2016 1 commit
  6. 04 Nov, 2016 1 commit
  7. 03 Nov, 2016 5 commits
  8. 25 Oct, 2016 2 commits
  9. 21 Oct, 2016 1 commit
  10. 19 Oct, 2016 1 commit
  11. 18 Oct, 2016 2 commits
  12. 17 Oct, 2016 4 commits
  13. 13 Oct, 2016 1 commit
  14. 12 Oct, 2016 3 commits
  15. 11 Oct, 2016 7 commits
  16. 10 Oct, 2016 5 commits