An error occurred fetching the project authors.
  1. 14 Aug, 2017 2 commits
  2. 13 Aug, 2017 2 commits
  3. 11 Aug, 2017 1 commit
  4. 10 Aug, 2017 1 commit
  5. 08 Aug, 2017 1 commit
  6. 25 Jul, 2017 2 commits
  7. 24 Jul, 2017 1 commit
  8. 19 Jul, 2017 1 commit
  9. 06 Jul, 2017 1 commit
  10. 04 Jun, 2017 1 commit
  11. 22 May, 2017 1 commit
  12. 19 May, 2017 4 commits
  13. 18 May, 2017 2 commits
  14. 15 May, 2017 2 commits
  15. 12 May, 2017 1 commit
    • gabrielC's avatar
      bug fixes from Fujitsu (bug 37) · ad6d0ac5
      gabrielC authored
      ```-------------------------------------------------------
      bug 37
      
      Ttile:
      Sending side is as follows.
      rar[3] = (((mcs&0x7)<<5)) | ((TPC&7)<<2) | ((ULdelay&1)<<1) | (cqireq&1);
      So, 2 bit shift looks correct.
      
      Bug Location:
      ulsch->harq_processes[harq_pid]->TPC = (rar[3]>>3)&7;//rar->TPC;
      ```
      
      -------------------------------------------------------
      ad6d0ac5
  16. 03 May, 2017 4 commits
  17. 02 May, 2017 1 commit
  18. 26 Apr, 2017 1 commit
  19. 25 Apr, 2017 4 commits
  20. 24 Apr, 2017 2 commits
  21. 21 Apr, 2017 1 commit
  22. 18 Apr, 2017 1 commit
  23. 17 Apr, 2017 1 commit
  24. 14 Apr, 2017 1 commit
    • Cedric Roux's avatar
      hotfix: fix TDD 20MHz DCI0 structure · 20a2bfd1
      Cedric Roux authored
      In 20MHz the UE didn't do any uplink granted by DCI0.
      It was replying to RAR, so uplink decoding was okay.
      
      Turns out the DCI0 structure for TDD was wrong.
      20a2bfd1
  25. 12 Apr, 2017 1 commit